



CMS Tracker FED Back End FPGA

CLRC




CMS Tracker FED Back End FPGA

CLRC




Back End Control Block

CLRC




Frame Sync

CLRC





Readout Sync

CLRC




Load/Monitor

CLRC



SLINK-VME


CLRC



*QDR Event Data moved in blocks into DPM
Burst transfer over VME
Wait on software handshake before continuing
Double buffered*


TTC Interface

CLRC




Flow Control core

CLRC



CMS Tracker FED System Timing


CLRC



NB Frame Sync In - Abort/Accept not used, auto accepts. Readout Sync In - delete not used.

CMS Tracker FED Back End FPGA

CLRC



CMS Tracker FED - Back End FPGA Floorplan

CLRC

