
FE0, Chip 0, ADC distribution
FE0Chip00All
Entries 650376
Mean 1092
RMS 4407
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE0, Chip 0, ADC distribution
FE0Chip00Ped
Entries 650376
Mean 12.05
RMS 1.421
Underflow 0
Overflow 3.681e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE0, Chip 0, ADC distribution
FE0Chip00Sig
Entries 650376
Mean 1.909e+04
RMS 24.05
Underflow 6.136e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE0, Chip 1, ADC distribution
FE0Chip01All
Entries 650376
Mean 1096
RMS 4408
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE0, Chip 1, ADC distribution
FE0Chip01Ped
Entries 650376
Mean 16.03
RMS 1.409
Underflow 0
Overflow 3.681e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE0, Chip 1, ADC distribution
FE0Chip01Sig
Entries 650376
Mean 1.909e+04
RMS 22.94
Underflow 6.136e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE0, Chip 2, ADC distribution
FE0Chip02All
Entries 650376
Mean 1094
RMS 4392
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE0, Chip 2, ADC distribution
FE0Chip02Ped
Entries 650376
Mean 19.57
RMS 1.383
Underflow 0
Overflow 3.674e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE0, Chip 2, ADC distribution
FE0Chip02Sig
Entries 650376
Mean 1.904e+04
RMS 25.83
Underflow 6.137e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE0, Chip 3, ADC distribution
FE0Chip03All
Entries 650376
Mean 1054
RMS 4362
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE0, Chip 3, ADC distribution
FE0Chip03Ped
Entries 650376
Mean -3.555
RMS 1.364
Underflow 0
Overflow 3.623e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE0, Chip 3, ADC distribution
FE0Chip03Sig
Entries 650376
Mean 1.905e+04
RMS 17.16
Underflow 6.143e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE0, Chip 4, ADC distribution
FE0Chip04All
Entries 650376
Mean 1027
RMS 4307
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE0, Chip 4, ADC distribution
FE0Chip04Ped
Entries 650376
Mean 1.855
RMS 1.426
Underflow 0
Overflow 3.515e+04
10^5
10^4
10^3
10^2
10
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE0, Chip 4, ADC distribution
FE0Chip04Sig
Entries 650376
Mean 1.914e+04
RMS 13.86
Underflow 6.156e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE0, Chip 5, ADC distribution
FE0Chip05All
Entries 650376
Mean 1019
RMS 4284
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE0, Chip 5, ADC distribution
FE0Chip05Ped
Entries 650376
Mean 2.372
RMS 1.353
Underflow 0
Overflow 3.505e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE0, Chip 5, ADC distribution
FE0Chip05Sig
Entries 650376
Mean 1.908e+04
RMS 13.98
Underflow 6.157e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE0, Chip 6, ADC distribution
FE0Chip06All
Entries 650376
Mean 1098
RMS 4394
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE0, Chip 6, ADC distribution
FE0Chip06Ped
Entries 650376
Mean 21.77
RMS 1.309
Underflow 0
Overflow 3.681e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE0, Chip 6, ADC distribution
FE0Chip06Sig
Entries 650376
Mean 1.904e+04
RMS 23.25
Underflow 6.136e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE0, Chip 7, ADC distribution
FE0Chip07All
Entries 650376
Mean 1077
RMS 4404
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE0, Chip 7, ADC distribution
FE0Chip07Ped
Entries 650376
Mean -0.9827
RMS 0.6356
Underflow 0
Overflow 3.681e+04
10^6
10^5
10^4
10^3
10^2
10
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE0, Chip 7, ADC distribution
FE0Chip07Sig
Entries 650376
Mean 1.906e+04
RMS 25.11
Underflow 6.136e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE0, Chip 8, ADC distribution
FE0Chip08All
Entries 650376
Mean 1086
RMS 4390
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE0, Chip 8, ADC distribution
FE0Chip08Ped
Entries 650376
Mean 12.13
RMS 1.37
Underflow 0
Overflow 3.677e+04
10^5
10^4
10^3
10^2
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE0, Chip 8, ADC distribution
FE0Chip08Sig
Entries 650376
Mean 1.903e+04
RMS 21.98
Underflow 6.136e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE0, Chip 9, ADC distribution
FE0Chip09All
Entries 650376
Mean 1041
RMS 4351
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE0, Chip 9, ADC distribution
FE0Chip09Ped
Entries 650376
Mean -12.96
RMS 1.359
Underflow 0
Overflow 3.645e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE0, Chip 9, ADC distribution
FE0Chip09Sig
Entries 650376
Mean 1.902e+04
RMS 16.56
Underflow 6.144e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE0, Chip 10, ADC distribution
FE0Chip10All
Entries 650376
Mean 1026
RMS 4282
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE0, Chip 10, ADC distribution
FE0Chip10Ped
Entries 650376
Mean 6.837
RMS 1.314
Underflow 0
Overflow 3.534e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE0, Chip 10, ADC distribution
FE0Chip10Sig
Entries 650376
Mean 1.903e+04
RMS 13.99
Underflow 6.156e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE0, Chip 11, ADC distribution
FE0Chip11All
Entries 650376
Mean 996.9
RMS 4271
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE0, Chip 11, ADC distribution
FE0Chip11Ped
Entries 650376
Mean -15.26
RMS 1.405
Underflow 0
Overflow 3.496e+04
10^5
10^4
10^3
10^2
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE0, Chip 11, ADC distribution
FE0Chip11Sig
Entries 650376
Mean 1.903e+04
RMS 13.7
Underflow 6.159e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE1, Chip 0, ADC distribution
FE1Chip00All
Entries 650376
Mean 1220
RMS 4688
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE1, Chip 0, ADC distribution
FE1Chip00Ped
Entries 650376
Mean -9.129
RMS 1.301
Underflow 0
Overflow 4.187e+04
10^5
10^4
10^3
10^2
10
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE1, Chip 0, ADC distribution
FE1Chip00Sig
Entries 650376
Mean 1.91e+04
RMS 9.706
Underflow 6.085e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE1, Chip 1, ADC distribution
FE1Chip01All
Entries 650376
Mean 1253
RMS 4651
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE1, Chip 1, ADC distribution
FE1Chip01Ped
Entries 650376
Mean 33.3
RMS 1.393
Underflow 0
Overflow 4.187e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE1, Chip 1, ADC distribution
FE1Chip01Sig
Entries 650376
Mean 1.899e+04
RMS 9.575
Underflow 6.085e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE1, Chip 2, ADC distribution
FE1Chip02All
Entries 650376
Mean 1253
RMS 4685
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE1, Chip 2, ADC distribution
FE1Chip02Ped
Entries 650376
Mean 23.69
RMS 1.378
Underflow 0
Overflow 4.205e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE1, Chip 2, ADC distribution
FE1Chip02Sig
Entries 650376
Mean 1.912e+04
RMS 9.504
Underflow 6.085e+05
Overflow 0
1
10
10^2
10^3
18800
18900
19000
19100
19200
19300
19400



FE1, Chip 3, ADC distribution
FE1Chip03All
Entries 650376
Mean 1256
RMS 4689
Underflow 0
Overflow 0
10
10^2
10^3
10^4
10^5
10^6
-5000
0
5000
10000
15000
20000
25000



FE1, Chip 3, ADC distribution
FE1Chip03Ped
Entries 650376
Mean 23.04
RMS 1.342
Underflow 0
Overflow 4.207e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE1, Chip 3, ADC distribution
FE1Chip03Sig
Entries 650376
Mean 1.909e+04
RMS 12.66
Underflow 6.083e+05
Overflow 0
10³
10²
10
1
18800
18900
19000
19100
19200
19300
19400


FE1, Chip 4, ADC distribution
FE1Chip04All
Entries 650376
Mean 1237
RMS 4678
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE1, Chip 4, ADC distribution
FE1Chip04Ped
Entries 650376
Mean 7.73
RMS 1.361
Underflow 0
Overflow 4.205e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE1, Chip 4, ADC distribution
FE1Chip04Sig
Entries 650376
Mean 1.904e+04
RMS 12.27
Underflow 6.083e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE1, Chip 5, ADC distribution
FE1Chip05All
Entries 650376
Mean 1232
RMS 4660
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE1, Chip 5, ADC distribution
FE1Chip05Ped
Entries 650376
Mean 7.383
RMS 1.361
Underflow 0
Overflow 4.203e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE1, Chip 5, ADC distribution
FE1Chip05Sig
Entries 650376
Mean 1.897e+04
RMS 12.61
Underflow 6.084e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE1, Chip 6, ADC distribution
FE1Chip06All
Entries 650376
Mean 1250
RMS 4647
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE1, Chip 6, ADC distribution
FE1Chip06Ped
Entries 650376
Mean 31.39
RMS 1.449
Underflow 0
Overflow 4.208e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE1, Chip 6, ADC distribution
FE1Chip06Sig
Entries 650376
Mean 1.897e+04
RMS 9.788
Underflow 6.085e+05
Overflow 0
1
10
10^2
10^3
18800
18900
19000
19100
19200
19300
19400



FE1, Chip 7, ADC distribution
FE1Chip07All
Entries 650376
Mean 1232
RMS 4673
Underflow 0
Overflow 0
1
10
10^2
10^3
10^4
10^5
10^6
-5000
0
5000
10000
15000
20000
25000


FE1, Chip 7, ADC distribution
FE1Chip07Ped
Entries 650376
Mean 6.072
RMS 1.312
Underflow 0
Overflow 4.21e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE1, Chip 7, ADC distribution
FE1Chip07Sig
Entries 650376
Mean 1.905e+04
RMS 9.636
Underflow 6.085e+05
Overflow 0
1
10
10^2
10^3
18800
18900
19000
19100
19200
19300
19400


FE1, Chip 8, ADC distribution
FE1Chip08All
Entries 650376
Mean 1232
RMS 4657
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE1, Chip 8, ADC distribution
FE1Chip08Ped
Entries 650376
Mean 7.065
RMS 1.315
Underflow 0
Overflow 4.208e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE1, Chip 8, ADC distribution
FE1Chip08Sig
Entries 650376
Mean 1.894e+04
RMS 11.46
Underflow 6.083e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE1, Chip 9, ADC distribution
FE1Chip09All
Entries 650376
Mean 1243
RMS 4670
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000


FE1, Chip 9, ADC distribution
FE1Chip09Ped
Entries 650376
Mean 15.22
RMS 1.372
Underflow 0
Overflow 4.205e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE1, Chip 9, ADC distribution
FE1Chip09Sig
Entries 650376
Mean 1.901e+04
RMS 12.63
Underflow 6.083e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE1, Chip 10, ADC distribution
FE1Chip10All
Entries 650376
Mean 1231
RMS 4703
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000


FE1, Chip 10, ADC distribution
FE1Chip10Ped
Entries 650376
Mean -4.908
RMS 1.338
Underflow 0
Overflow 4.203e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE1, Chip 10, ADC distribution
FE1Chip10Sig
Entries 650376
Mean 1.912e+04
RMS 13.14
Underflow 6.083e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE1, Chip 11, ADC distribution
FE1Chip11All
Entries 650376
Mean 1218
RMS 4669
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE1, Chip 11, ADC distribution
FE1Chip11Ped
Entries 650376
Mean -5.958
RMS 1.337
Underflow 0
Overflow 4.202e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE1, Chip 11, ADC distribution
FE1Chip11Sig
Entries 650376
Mean 1.903e+04
RMS 10.19
Underflow 6.086e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE2, Chip 0, ADC distribution
FE2Chip00All
Entries 650376
Mean 1396
RMS 4894
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE2, Chip 0, ADC distribution
FE2Chip00Ped
Entries 650376
Mean 31.91
RMS 1.463
Underflow 0
Overflow 4.709e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE2, Chip 0, ADC distribution
FE2Chip00Sig
Entries 650376
Mean 1.896e+04
RMS 8.991
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE2, Chip 1, ADC distribution
FE2Chip01All
Entries 650376
Mean 1365
RMS 4915
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE2, Chip 1, ADC distribution
FE2Chip01Ped
Entries 650376
Mean -5.404
RMS 1.334
Underflow 0
Overflow 4.689e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE2, Chip 1, ADC distribution
FE2Chip01Sig
Entries 650376
Mean 1.9e+04
RMS 9.205
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE2, Chip 2, ADC distribution
FE2Chip02All
Entries 650376
Mean 1367
RMS 4930
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE2, Chip 2, ADC distribution
FE2Chip02Ped
Entries 650376
Mean -9.046
RMS 1.295
Underflow 0
Overflow 4.703e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE2, Chip 2, ADC distribution
FE2Chip02Sig
Entries 650376
Mean 1.903e+04
RMS 9.662
Underflow 6.034e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE2, Chip 3, ADC distribution
FE2Chip03All
Entries 650376
Mean 1359
RMS 4928
Underflow 0
Overflow 0
1
10
10^2
10^3
10^4
10^5
10^6
-5000
0
5000
10000
15000
20000
25000


FE2, Chip 3, ADC distribution
FE2Chip03Ped
Entries 650376
Mean -19.2
RMS 1.376
Underflow 0
Overflow 4.727e+04
10^5
10^4
10^3
10^2
10
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE2, Chip 3, ADC distribution
FE2Chip03Sig
Entries 650376
Mean 1.898e+04
RMS 11.06
Underflow 6.032e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE2, Chip 4, ADC distribution
FE2Chip04All
Entries 650376
Mean 1388
RMS 4960
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000


FE2, Chip 4, ADC distribution
FE2Chip04Ped
Entries 650376
Mean -2.439
RMS 1.246
Underflow 0
Overflow 4.761e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE2, Chip 4, ADC distribution
FE2Chip04Sig
Entries 650376
Mean 1.908e+04
RMS 16.18
Underflow 6.03e+05
Overflow 0
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE2, Chip 5, ADC distribution
FE2Chip05All
Entries 650376
Mean 1379
RMS 4945
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000



FE2, Chip 5, ADC distribution
FE2Chip05Ped
Entries 650376
Mean -11.39
RMS 1.321
Underflow 0
Overflow 4.766e+04
10^5
10^4
10^3
10^2
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE2, Chip 5, ADC distribution
FE2Chip05Sig
Entries 650376
Mean 1.896e+04
RMS 17.92
Underflow 6.027e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE2, Chip 6, ADC distribution
FE2Chip06All
Entries 650376
Mean 1383
RMS 4914
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000



FE2, Chip 6, ADC distribution
FE2Chip06Ped
Entries 650376
Mean 12.36
RMS 1.372
Underflow 0
Overflow 4.694e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE2, Chip 6, ADC distribution
FE2Chip06Sig
Entries 650376
Mean 1.901e+04
RMS 9.517
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE2, Chip 7, ADC distribution
FE2Chip07All
Entries 650376
Mean 1381
RMS 4941
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000


FE2, Chip 7, ADC distribution
FE2Chip07Ped
Entries 650376
Mean 1.854
RMS 1.36
Underflow 0
Overflow 4.718e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE2, Chip 7, ADC distribution
FE2Chip07Sig
Entries 650376
Mean 1.909e+04
RMS 9.685
Underflow 6.034e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE2, Chip 8, ADC distribution
FE2Chip08All
Entries 650376
Mean 1378
RMS 4924
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE2, Chip 8, ADC distribution
FE2Chip08Ped
Entries 650376
Mean 1.917
RMS 1.33
Underflow 0
Overflow 4.725e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE2, Chip 8, ADC distribution
FE2Chip08Sig
Entries 650376
Mean 1.9e+04
RMS 10.81
Underflow 6.033e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE2, Chip 9, ADC distribution
FE2Chip09All
Entries 650376
Mean 1390
RMS 4924
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE2, Chip 9, ADC distribution
FE2Chip09Ped
Entries 650376
Mean 13.34
RMS 1.4
Underflow 0
Overflow 4.739e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE2, Chip 9, ADC distribution
FE2Chip09Sig
Entries 650376
Mean 1.9e+04
RMS 10.96
Underflow 6.032e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE2, Chip 10, ADC distribution
FE2Chip10All
Entries 650376
Mean 1380
RMS 4916
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000


FE2, Chip 10, ADC distribution
FE2Chip10Ped
Entries 650376
Mean 4.015
RMS 1.333
Underflow 0
Overflow 4.765e+04
10^5
10^4
10^3
10^2
10
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE2, Chip 10, ADC distribution
FE2Chip10Sig
Entries 650376
Mean 1.896e+04
RMS 14.21
Underflow 6.032e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE2, Chip 11, ADC distribution
FE2Chip11All
Entries 650376
Mean 1379
RMS 4938
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE2, Chip 11, ADC distribution
FE2Chip11Ped
Entries 650376
Mean -6.846
RMS 1.374
Underflow 0
Overflow 4.766e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE2, Chip 11, ADC distribution
FE2Chip11Sig
Entries 650376
Mean 1.898e+04
RMS 15.26
Underflow 6.029e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE3, Chip 0, ADC distribution
FE3Chip00All
Entries 650376
Mean 1574
RMS 5269
Underflow 0
Overflow 0
10
10^2
10^3
10^4
10^5
10^6
-5000
0
5000
10000
15000
20000
25000


FE3, Chip 0, ADC distribution
FE3Chip00Ped
Entries 650376
Mean -17.59
RMS 1.333
Underflow 0
Overflow 5.438e+04
10^5
10^4
10^3
10^2
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE3, Chip 0, ADC distribution
FE3Chip00Sig
Entries 650376
Mean 1.902e+04
RMS 21.32
Underflow 5.96e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE3, Chip 1, ADC distribution
FE3Chip01All
Entries 650376
Mean 1627
RMS 5262
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE3, Chip 1, ADC distribution
FE3Chip01Ped
Entries 650376
Mean 41.23
RMS 1.339
Underflow 0
Overflow 5.438e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE3, Chip 1, ADC distribution
FE3Chip01Sig
Entries 650376
Mean 1.909e+04
RMS 18.48
Underflow 5.963e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE3, Chip 2, ADC distribution
FE3Chip02All
Entries 650376
Mean 1608
RMS 5238
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE3, Chip 2, ADC distribution
FE3Chip02Ped
Entries 650376
Mean 26.88
RMS 1.393
Underflow 0
Overflow 5.434e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE3, Chip 2, ADC distribution
FE3Chip02Sig
Entries 650376
Mean 1.896e+04
RMS 19.75
Underflow 5.961e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE3, Chip 3, ADC distribution
FE3Chip03All
Entries 650376
Mean 1545
RMS 5202
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000


FE3, Chip 3, ADC distribution
FE3Chip03Ped
Entries 650376
Mean -10.3
RMS 1.306
Underflow 0
Overflow 5.395e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE3, Chip 3, ADC distribution
FE3Chip03Sig
Entries 650376
Mean 1.895e+04
RMS 11.83
Underflow 5.97e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE3, Chip 4, ADC distribution
FE3Chip04All
Entries 650376
Mean 1531
RMS 5181
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE3, Chip 4, ADC distribution
FE3Chip04Ped
Entries 650376
Mean -4.632
RMS 1.356
Underflow 0
Overflow 5.252e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE3, Chip 4, ADC distribution
FE3Chip04Sig
Entries 650376
Mean 1.901e+04
RMS 9.027
Underflow 5.979e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE3, Chip 5, ADC distribution
FE3Chip05All
Entries 650376
Mean 1533
RMS 5157
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE3, Chip 5, ADC distribution
FE3Chip05Ped
Entries 650376
Mean 6.134
RMS 1.361
Underflow 0
Overflow 5.305e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE3, Chip 5, ADC distribution
FE3Chip05Sig
Entries 650376
Mean 1.895e+04
RMS 8.293
Underflow 5.98e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE3, Chip 6, ADC distribution
FE3Chip06All
Entries 650376
Mean 1560
RMS 5278
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE3, Chip 6, ADC distribution
FE3Chip06Ped
Entries 650376
Mean -33.49
RMS 1.437
Underflow 0
Overflow 5.438e+04
10^5
10^4
10^3
10^2
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE3, Chip 6, ADC distribution
FE3Chip06Sig
Entries 650376
Mean 1.904e+04
RMS 20.57
Underflow 5.96e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE3, Chip 7, ADC distribution
FE3Chip07All
Entries 650376
Mean 1577
RMS 5285
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE3, Chip 7, ADC distribution
FE3Chip07Ped
Entries 650376
Mean -19.43
RMS 1.412
Underflow 0
Overflow 5.436e+04
10^5
10^4
10^3
10^2
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE3, Chip 7, ADC distribution
FE3Chip07Sig
Entries 650376
Mean 1.908e+04
RMS 20.65
Underflow 5.96e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE3, Chip 8, ADC distribution
FE3Chip08All
Entries 650376
Mean 1581
RMS 5263
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE3, Chip 8, ADC distribution
FE3Chip08Ped
Entries 650376
Mean -7.198
RMS 1.396
Underflow 0
Overflow 5.432e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE3, Chip 8, ADC distribution
FE3Chip08Sig
Entries 650376
Mean 1.902e+04
RMS 18.67
Underflow 5.962e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE3, Chip 9, ADC distribution
FE3Chip09All
Entries 650376
Mean 1541
RMS 5193
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE3, Chip 9, ADC distribution
FE3Chip09Ped
Entries 650376
Mean -4.409
RMS 1.389
Underflow 0
Overflow 5.307e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE3, Chip 9, ADC distribution
FE3Chip09Sig
Entries 650376
Mean 1.899e+04
RMS 12.32
Underflow 5.975e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE3, Chip 10, ADC distribution
FE3Chip10All
Entries 650376
Mean 1538
RMS 5169
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE3, Chip 10, ADC distribution
FE3Chip10Ped
Entries 650376
Mean 6.884
RMS 1.328
Underflow 0
Overflow 5.272e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE3, Chip 10, ADC distribution
FE3Chip10Sig
Entries 650376
Mean 1.899e+04
RMS 8.926
Underflow 5.979e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE3, Chip 11, ADC distribution
FE3Chip11All
Entries 650376
Mean 1543
RMS 5199
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE3, Chip 11, ADC distribution
FE3Chip11Ped
Entries 650376
Mean 3.797
RMS 1.403
Underflow 0
Overflow 5.296e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE3, Chip 11, ADC distribution
FE3Chip11Sig
Entries 650376
Mean 1.91e+04
RMS 8.878
Underflow 5.98e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE4, Chip 0, ADC distribution
FE4Chip00All
Entries 650376
Mean 1405
RMS 4942
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE4, Chip 0, ADC distribution
FE4Chip00Ped
Entries 650376
Mean 19.19
RMS 1.369
Underflow 0
Overflow 4.756e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE4, Chip 0, ADC distribution
FE4Chip00Sig
Entries 650376
Mean 1.903e+04
RMS 14.61
Underflow 6.03e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE4, Chip 1, ADC distribution
FE4Chip01All
Entries 650376
Mean 1387
RMS 4951
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE4, Chip 1, ADC distribution
FE4Chip01Ped
Entries 650376
Mean -2.126
RMS 1.128
Underflow 0
Overflow 4.763e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE4, Chip 1, ADC distribution
FE4Chip01Sig
Entries 650376
Mean 1.903e+04
RMS 15.26
Underflow 6.029e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE4, Chip 2, ADC distribution
FE4Chip02All
Entries 650376
Mean 1364
RMS 4929
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE4, Chip 2, ADC distribution
FE4Chip02Ped
Entries 650376
Mean -21.19
RMS 2.209
Underflow 0
Overflow 4.77e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE4, Chip 2, ADC distribution
FE4Chip02Sig
Entries 650376
Mean 1.89e+04
RMS 14.56
Underflow 6.028e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE4, Chip 3, ADC distribution
FE4Chip03All
Entries 650376
Mean 1445
RMS 4979
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE4, Chip 3, ADC distribution
FE4Chip03Ped
Entries 650376
Mean 42.55
RMS 1.321
Underflow 0
Overflow 4.786e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE4, Chip 3, ADC distribution
FE4Chip03Sig
Entries 650376
Mean 1.912e+04
RMS 16.58
Underflow 6.026e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE4, Chip 4, ADC distribution
FE4Chip04All
Entries 650376
Mean 1351
RMS 4918
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE4, Chip 4, ADC distribution
FE4Chip04Ped
Entries 650376
Mean -19.82
RMS 1.374
Underflow 0
Overflow 4.696e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE4, Chip 4, ADC distribution
FE4Chip04Sig
Entries 650376
Mean 1.899e+04
RMS 14.66
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE4, Chip 5, ADC distribution
FE4Chip05All
Entries 650376
Mean 1395
RMS 4934
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE4, Chip 5, ADC distribution
FE4Chip05Ped
Entries 650376
Mean 19.25
RMS 1.344
Underflow 0
Overflow 4.698e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE4, Chip 5, ADC distribution
FE4Chip05Sig
Entries 650376
Mean 1.908e+04
RMS 16.55
Underflow 6.034e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE4, Chip 6, ADC distribution
FE4Chip06All
Entries 650376
Mean 1408
RMS 4960
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE4, Chip 6, ADC distribution
FE4Chip06Ped
Entries 650376
Mean 14.91
RMS 1.395
Underflow 0
Overflow 4.761e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE4, Chip 6, ADC distribution
FE4Chip06Sig
Entries 650376
Mean 1.907e+04
RMS 14.53
Underflow 6.029e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE4, Chip 7, ADC distribution
FE4Chip07All
Entries 650376
Mean 1393
RMS 4946
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE4, Chip 7, ADC distribution
FE4Chip07Ped
Entries 650376
Mean 4.777
RMS 1.35
Underflow 0
Overflow 4.754e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE4, Chip 7, ADC distribution
FE4Chip07Sig
Entries 650376
Mean 1.901e+04
RMS 16.26
Underflow 6.029e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE4, Chip 8, ADC distribution
FE4Chip08All
Entries 650376
Mean 1409
RMS 4953
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE4, Chip 8, ADC distribution
FE4Chip08Ped
Entries 650376
Mean 15.55
RMS 1.396
Underflow 0
Overflow 4.77e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE4, Chip 8, ADC distribution
FE4Chip08Sig
Entries 650376
Mean 1.902e+04
RMS 14.44
Underflow 6.027e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE4, Chip 9, ADC distribution
FE4Chip09All
Entries 650376
Mean 1359
RMS 4903
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE4, Chip 9, ADC distribution
FE4Chip09Ped
Entries 650376
Mean -1.489
RMS 1.05
Underflow 0
Overflow 4.671e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE4, Chip 9, ADC distribution
FE4Chip09Sig
Entries 650376
Mean 1.903e+04
RMS 11.03
Underflow 6.039e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE4, Chip 10, ADC distribution
FE4Chip10All
Entries 650376
Mean 1368
RMS 4908
Underflow 0
Overflow 0
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE4, Chip 10, ADC distribution
FE4Chip10Ped
Entries 650376
Mean -0.09961
RMS 1.07
Underflow 18
Overflow 4.696e+04
10^5
10^4
10^3
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE4, Chip 10, ADC distribution
FE4Chip10Sig
Entries 650376
Mean 1.898e+04
RMS 16.88
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE4, Chip 11, ADC distribution
FE4Chip11All
Entries 650376
Mean 1394
RMS 4949
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE4, Chip 11, ADC distribution
FE4Chip11Ped
Entries 650376
Mean 13.34
RMS 1.428
Underflow 0
Overflow 4.703e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE4, Chip 11, ADC distribution
FE4Chip11Sig
Entries 650376
Mean 1.913e+04
RMS 13.31
Underflow 6.034e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE5, Chip 0, ADC distribution
FE5Chip00All
Entries 650376
Mean 1400
RMS 5012
Underflow 0
Overflow 0
10
10^2
10^3
10^4
10^5
10^6
-5000
0
5000
10000
15000
20000
25000


FE5, Chip 0, ADC distribution
FE5Chip00Ped
Entries 650376
Mean -20.84
RMS 1.333
Underflow 0
Overflow 4.837e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE5, Chip 0, ADC distribution
FE5Chip00Sig
Entries 650376
Mean 1.908e+04
RMS 14.41
Underflow 6.02e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE5, Chip 1, ADC distribution
FE5Chip01All
Entries 650376
Mean 1409
RMS 4978
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE5, Chip 1, ADC distribution
FE5Chip01Ped
Entries 650376
Mean -1.351
RMS 1.042
Underflow 0
Overflow 4.837e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE5, Chip 1, ADC distribution
FE5Chip01Sig
Entries 650376
Mean 1.899e+04
RMS 11.81
Underflow 6.021e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE5, Chip 2, ADC distribution
FE5Chip02All
Entries 650376
Mean 1424
RMS 4993
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE5, Chip 2, ADC distribution
FE5Chip02Ped
Entries 650376
Mean 9.12
RMS 1.354
Underflow 0
Overflow 4.835e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE5, Chip 2, ADC distribution
FE5Chip02Sig
Entries 650376
Mean 1.905e+04
RMS 12.9
Underflow 6.02e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE5, Chip 3, ADC distribution
FE5Chip03All
Entries 650376
Mean 1395
RMS 4971
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE5, Chip 3, ADC distribution
FE5Chip03Ped
Entries 650376
Mean -13.12
RMS 1.357
Underflow 0
Overflow 4.837e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE5, Chip 3, ADC distribution
FE5Chip03Sig
Entries 650376
Mean 1.894e+04
RMS 11.77
Underflow 6.02e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE5, Chip 4, ADC distribution
FE5Chip04All
Entries 650376
Mean 1393
RMS 4933
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE5, Chip 4, ADC distribution
FE5Chip04Ped
Entries 650376
Mean 4.573
RMS 1.343
Underflow 0
Overflow 4.788e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE5, Chip 4, ADC distribution
FE5Chip04Sig
Entries 650376
Mean 1.892e+04
RMS 7.766
Underflow 6.026e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE5, Chip 5, ADC distribution
FE5Chip05All
Entries 650376
Mean 1411
RMS 4940
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE5, Chip 5, ADC distribution
FE5Chip05Ped
Entries 650376
Mean 21.18
RMS 1.329
Underflow 0
Overflow 4.783e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE5, Chip 5, ADC distribution
FE5Chip05Sig
Entries 650376
Mean 1.897e+04
RMS 7.382
Underflow 6.027e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE5, Chip 6, ADC distribution
FE5Chip06All
Entries 650376
Mean 1380
RMS 4960
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE5, Chip 6, ADC distribution
FE5Chip06Ped
Entries 650376
Mean -25.81
RMS 1.318
Underflow 0
Overflow 4.838e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE5, Chip 6, ADC distribution
FE5Chip06Sig
Entries 650376
Mean 1.888e+04
RMS 13.14
Underflow 6.02e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE5, Chip 7, ADC distribution
FE5Chip07All
Entries 650376
Mean 1400
RMS 4954
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE5, Chip 7, ADC distribution
FE5Chip07Ped
Entries 650376
Mean -3.524
RMS 1.362
Underflow 0
Overflow 4.837e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE5, Chip 7, ADC distribution
FE5Chip07Sig
Entries 650376
Mean 1.888e+04
RMS 14.26
Underflow 6.02e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE5, Chip 8, ADC distribution
FE5Chip08All
Entries 650376
Mean 1428
RMS 4970
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE5, Chip 8, ADC distribution
FE5Chip08Ped
Entries 650376
Mean 19.93
RMS 1.344
Underflow 0
Overflow 4.836e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE5, Chip 8, ADC distribution
FE5Chip08Sig
Entries 650376
Mean 1.897e+04
RMS 13.51
Underflow 6.02e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE5, Chip 9, ADC distribution
FE5Chip09All
Entries 650376
Mean 1448
RMS 4988
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE5, Chip 9, ADC distribution
FE5Chip09Ped
Entries 650376
Mean 40.36
RMS 1.364
Underflow 0
Overflow 4.804e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE5, Chip 9, ADC distribution
FE5Chip09Sig
Entries 650376
Mean 1.912e+04
RMS 9.558
Underflow 6.024e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE5, Chip 10, ADC distribution
FE5Chip10All
Entries 650376
Mean 1359
RMS 4940
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE5, Chip 10, ADC distribution
FE5Chip10Ped
Entries 650376
Mean -30.83
RMS 1.412
Underflow 0
Overflow 4.786e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE5, Chip 10, ADC distribution
FE5Chip10Sig
Entries 650376
Mean 1.892e+04
RMS 7.398
Underflow 6.027e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE5, Chip 11, ADC distribution
FE5Chip11All
Entries 650376
Mean 1388
RMS 4939
Underflow 0
Overflow 0
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE5, Chip 11, ADC distribution
FE5Chip11Ped
Entries 650376
Mean -0.4061
RMS 0.9445
Underflow 0
Overflow 4.77e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE5, Chip 11, ADC distribution
FE5Chip11Sig
Entries 650376
Mean 1.896e+04
RMS 7.216
Underflow 6.027e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE6, Chip 0, ADC distribution
FE6Chip00All
Entries 650376
Mean 1354
RMS 4913
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE6, Chip 0, ADC distribution
FE6Chip00Ped
Entries 650376
Mean -16.11
RMS 1.365
Underflow 0
Overflow 4.694e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE6, Chip 0, ADC distribution
FE6Chip00Sig
Entries 650376
Mean 1.897e+04
RMS 13.72
Underflow 6.034e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE6, Chip 1, ADC distribution
FE6Chip01All
Entries 650376
Mean 1362
RMS 4916
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE6, Chip 1, ADC distribution
FE6Chip01Ped
Entries 650376
Mean -8.43
RMS 1.34
Underflow 0
Overflow 4.696e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE6, Chip 1, ADC distribution
FE6Chip01Sig
Entries 650376
Mean 1.9e+04
RMS 14.37
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE6, Chip 2, ADC distribution
FE6Chip02All
Entries 650376
Mean 1363
RMS 4890
Underflow 0
Overflow 0
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE6, Chip 2, ADC distribution
FE6Chip02Ped
Entries 650376
Mean -0.04221
RMS 1.145
Underflow 0
Overflow 4.696e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE6, Chip 2, ADC distribution
FE6Chip02Sig
Entries 650376
Mean 1.891e+04
RMS 14.35
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE6, Chip 3, ADC distribution
FE6Chip03All
Entries 650376
Mean 1321
RMS 4887
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
-5000
0
5000
10000
15000
20000
25000



FE6, Chip 3, ADC distribution
FE6Chip03Ped
Entries 650376
Mean -42.52
RMS 1.294
Underflow 0
Overflow 4.696e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE6, Chip 3, ADC distribution
FE6Chip03Sig
Entries 650376
Mean 1.884e+04
RMS 14.02
Underflow 6.034e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE6, Chip 4, ADC distribution
FE6Chip04All
Entries 650376
Mean 1320
RMS 4851
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE6, Chip 4, ADC distribution
FE6Chip04Ped
Entries 650376
Mean -18.76
RMS 1.381
Underflow 0
Overflow 4.615e+04
10^5
10^4
10^3
10^2
10
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE6, Chip 4, ADC distribution
FE6Chip04Sig
Entries 650376
Mean 1.89e+04
RMS 7.394
Underflow 6.044e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE6, Chip 5, ADC distribution
FE6Chip05All
Entries 650376
Mean 1322
RMS 4881
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE6, Chip 5, ADC distribution
FE6Chip05Ped
Entries 650376
Mean -29.86
RMS 1.359
Underflow 0
Overflow 4.639e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE6, Chip 5, ADC distribution
FE6Chip05Sig
Entries 650376
Mean 1.895e+04
RMS 10.03
Underflow 6.041e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE6, Chip 6, ADC distribution
FE6Chip06All
Entries 650376
Mean 1390
RMS 4933
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE6, Chip 6, ADC distribution
FE6Chip06Ped
Entries 650376
Mean 14.81
RMS 1.386
Underflow 0
Overflow 4.696e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE6, Chip 6, ADC distribution
FE6Chip06Sig
Entries 650376
Mean 1.908e+04
RMS 15.27
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE6, Chip 7, ADC distribution
FE6Chip07All
Entries 650376
Mean 1376
RMS 4925
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE6, Chip 7, ADC distribution
FE6Chip07Ped
Entries 650376
Mean 2.15
RMS 1.333
Underflow 0
Overflow 4.694e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE6, Chip 7, ADC distribution
FE6Chip07Sig
Entries 650376
Mean 1.904e+04
RMS 15.1
Underflow 6.035e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE6, Chip 8, ADC distribution
FE6Chip08All
Entries 650376
Mean 1365
RMS 4924
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000



FE6, Chip 8, ADC distribution
FE6Chip08Ped
Entries 650376
Mean -8.262
RMS 1.364
Underflow 0
Overflow 4.696e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE6, Chip 8, ADC distribution
FE6Chip08Sig
Entries 650376
Mean 1.901e+04
RMS 14.02
Underflow 6.034e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE6, Chip 9, ADC distribution
FE6Chip09All
Entries 650376
Mean 1352
RMS 4884
Underflow 0
Overflow 0
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE6, Chip 9, ADC distribution
FE6Chip09Ped
Entries 650376
Mean 0.2968
RMS 1.245
Underflow 0
Overflow 4.696e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE6, Chip 9, ADC distribution
FE6Chip09Sig
Entries 650376
Mean 1.902e+04
RMS 8.457
Underflow 6.042e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE6, Chip 10, ADC distribution
FE6Chip10All
Entries 650376
Mean 1344
RMS 4835
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE6, Chip 10, ADC distribution
FE6Chip10Ped
Entries 650376
Mean 9.309
RMS 1.321
Underflow 0
Overflow 4.628e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE6, Chip 10, ADC distribution
FE6Chip10Sig
Entries 650376
Mean 1.887e+04
RMS 7.68
Underflow 6.044e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE6, Chip 11, ADC distribution
FE6Chip11All
Entries 650376
Mean 1322
RMS 4832
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE6, Chip 11, ADC distribution
FE6Chip11Ped
Entries 650376
Mean -8.866
RMS 1.333
Underflow 0
Overflow 4.63e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE6, Chip 11, ADC distribution
FE6Chip11Sig
Entries 650376
Mean 1.887e+04
RMS 6.441
Underflow 6.046e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE7, Chip 0, ADC distribution
FE7Chip00All
Entries 650376
Mean 1986
RMS 5823
Underflow 0
Overflow 0
10
10^2
10^3
10^4
10^5
10^6
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 0, ADC distribution
FE7Chip00Ped
Entries 650376
Mean -10.23
RMS 1.278
Underflow 0
Overflow 6.842e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE7, Chip 0, ADC distribution
FE7Chip00Sig
Entries 650376
Mean 1.897e+04
RMS 13.02
Underflow 5.82e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE7, Chip 1, ADC distribution
FE7Chip01All
Entries 650376
Mean 2001
RMS 5841
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 1, ADC distribution
FE7Chip01Ped
Entries 650376
Mean -1.619
RMS 0.9456
Underflow 0
Overflow 6.838e+04
1
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE7, Chip 1, ADC distribution
FE7Chip01Sig
Entries 650376
Mean 1.904e+04
RMS 14.38
Underflow 5.82e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE7, Chip 2, ADC distribution
FE7Chip02All
Entries 650376
Mean 2000
RMS 5797
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE7, Chip 2, ADC distribution
FE7Chip02Ped
Entries 650376
Mean 20.32
RMS 1.354
Underflow 0
Overflow 6.838e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE7, Chip 2, ADC distribution
FE7Chip02Sig
Entries 650376
Mean 1.899e+04
RMS 9.364
Underflow 5.826e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE7, Chip 3, ADC distribution
FE7Chip03All
Entries 650376
Mean 2000
RMS 5812
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 3, ADC distribution
FE7Chip03Ped
Entries 650376
Mean 10.77
RMS 1.303
Underflow 0
Overflow 6.835e+04
10
10^2
10^3
10^4
10^5
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE7, Chip 3, ADC distribution
FE7Chip03Sig
Entries 650376
Mean 1.899e+04
RMS 11.99
Underflow 5.822e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE7, Chip 4, ADC distribution
FE7Chip04All
Entries 650376
Mean 2003
RMS 5810
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 4, ADC distribution
FE7Chip04Ped
Entries 650376
Mean 31.56
RMS 1.417
Underflow 0
Overflow 6.745e+04
10^5
10^4
10^3
10^2
10
1
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE7, Chip 4, ADC distribution
FE7Chip04Sig
Entries 650376
Mean 1.913e+04
RMS 6.184
Underflow 5.833e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE7, Chip 5, ADC distribution
FE7Chip05All
Entries 650376
Mean 1983
RMS 5792
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 5, ADC distribution
FE7Chip05Ped
Entries 650376
Mean 16.43
RMS 1.404
Underflow 0
Overflow 6.804e+04
10^5
10^4
10^3
10^2
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE7, Chip 5, ADC distribution
FE7Chip05Sig
Entries 650376
Mean 1.906e+04
RMS 6.091
Underflow 5.833e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE7, Chip 6, ADC distribution
FE7Chip06All
Entries 650376
Mean 1967
RMS 5818
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE7, Chip 6, ADC distribution
FE7Chip06Ped
Entries 650376
Mean -27.27
RMS 1.312
Underflow 0
Overflow 6.84e+04
10^5
10^4
10^3
10^2
-100
-80
-60
-40
-20
0
20
40
60
80
100


FE7, Chip 6, ADC distribution
FE7Chip06Sig
Entries 650376
Mean 1.894e+04
RMS 14.23
Underflow 5.82e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE7, Chip 7, ADC distribution
FE7Chip07All
Entries 650376
Mean 2013
RMS 5833
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 7, ADC distribution
FE7Chip07Ped
Entries 650376
Mean 13.83
RMS 1.383
Underflow 0
Overflow 6.842e+04
10^5
10^4
10^3
10^2
10
-100
-80
-60
-40
-20
0
20
40
60
80
100



FE7, Chip 7, ADC distribution
FE7Chip07Sig
Entries 650376
Mean 1.903e+04
RMS 13.42
Underflow 5.82e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE7, Chip 8, ADC distribution
FE7Chip08All
Entries 650376
Mean 2015
RMS 5820
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000



FE7, Chip 8, ADC distribution
FE7Chip08Ped
Entries 650376
Mean 19.6
RMS 1.343
Underflow 0
Overflow 6.842e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE7, Chip 8, ADC distribution
FE7Chip08Sig
Entries 650376
Mean 1.899e+04
RMS 13.24
Underflow 5.82e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE7, Chip 9, ADC distribution
FE7Chip09All
Entries 650376
Mean 1993
RMS 5805
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 9, ADC distribution
FE7Chip09Ped
Entries 650376
Mean 12.86
RMS 1.386
Underflow 0
Overflow 6.82e+04
10^5
10^4
10^3
10^2
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE7, Chip 9, ADC distribution
FE7Chip09Sig
Entries 650376
Mean 1.901e+04
RMS 8.962
Underflow 5.826e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400


FE7, Chip 10, ADC distribution
FE7Chip10All
Entries 650376
Mean 1938
RMS 5757
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 10, ADC distribution
FE7Chip10Ped
Entries 650376
Mean -16.82
RMS 1.367
Underflow 0
Overflow 6.782e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100



FE7, Chip 10, ADC distribution
FE7Chip10Sig
Entries 650376
Mean 1.891e+04
RMS 6.372
Underflow 5.833e+05
Overflow 0
10^4
10^3
10^2
10
1
18800
18900
19000
19100
19200
19300
19400



FE7, Chip 11, ADC distribution
FE7Chip11All
Entries 650376
Mean 1938
RMS 5724
Underflow 0
Overflow 0
10^6
10^5
10^4
10^3
10^2
10
1
-5000
0
5000
10000
15000
20000
25000


FE7, Chip 11, ADC distribution
FE7Chip11Ped
Entries 650376
Mean -3.304
RMS 1.344
Underflow 0
Overflow 6.752e+04
10^5
10^4
10^3
10^2
10
1
-100 -80 -60 -40 -20 0 20 40 60 80 100


FE7, Chip 11, ADC distribution
FE7Chip11Sig
Entries 650376
Mean 1.882e+04
RMS 6.048
Underflow 5.833e+05
Overflow 0
10^4
10^3
10^2
10
18800
18900
19000
19100
19200
19300
19400



Pedestal vs 12*FE+Chip
40
20
0
-20
-40
0
20
40
60
80
100


Pedestal RMS vs 12*FE+Chip
2.2
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0
20
40
60
80
100



Raw signal vs 12*FE+Chip
19150
19100
19050
19000
18950
18900
18850
18800
0
20
40
60
80
100

Raw signal RMS vs 12*FE+Chip





Signal vs 12*FE+Chip
19150
19100
19050
19000
18950
18900
18850
18800
0
20
40
60
80
100


Signal RMS vs 12*FE+Chip
5
10
15
20
25
0
20
40
60
80
100