

Problem Report

Report Number: 2

Project Name: TeraPixel APS for CALICE

Item: ASIC1 Sensor design: Sense amplifier bias

Problem																
<p>The sense amplifier bias chain includes some high-voltage tolerant transistors (thicker oxide) as the biasing requires a 3.3v power supply. The use of a general-purpose bias pad means there is a low voltage (LV) nmos transistor mirroring current into a high voltage (HV) nmos transistor. The current mirroring is therefore incorrect as the transistors have different threshold voltages.</p>	<div style="text-align: center;"> <p>(pad) (sense amplifier bias block)</p> </div>															
<p>Originator (Sign/Date)</p> <p>Project Manager (Sign/Date)</p>																
Remedial Action																
<p>Simulation shows the bias current that was originally specified would have set a very low current in the sense amplifiers due to the mismatch in the bias circuits. By increasing the external current to 300uA (typical) the correct range of currents can be achieved in the sense amplifiers. This is well out of the original range of the bias DACs so resistor R84 on the sensor board must be changed to 7k5ohms giving a suitable range in the right region.</p>	<table border="1"> <thead> <tr> <th>External bias current</th> <th>Internal current if correct LV nmos had been used</th> <th>Actual current with HV nmos in mirror circuit</th> </tr> </thead> <tbody> <tr> <td>65u</td> <td>12.8u</td> <td>0.5u</td> </tr> <tr> <td>270u</td> <td>53u</td> <td>10.9u</td> </tr> <tr> <td>300u</td> <td>59u</td> <td>15.1u</td> </tr> <tr> <td>360u</td> <td>70u</td> <td>17.3u</td> </tr> </tbody> </table>	External bias current	Internal current if correct LV nmos had been used	Actual current with HV nmos in mirror circuit	65u	12.8u	0.5u	270u	53u	10.9u	300u	59u	15.1u	360u	70u	17.3u
External bias current	Internal current if correct LV nmos had been used	Actual current with HV nmos in mirror circuit														
65u	12.8u	0.5u														
270u	53u	10.9u														
300u	59u	15.1u														
360u	70u	17.3u														
<p><u>DESIGN FIX: Change ISENSEBIAS reference transistor to HV type (thick oxide define layer)</u></p>																
<p>Project Manager (Sign/Date)</p>																