



# Tera-Pixel APS for CALICE

Progress Meeting 6<sup>th</sup> September 2006


# Main Activities

- Meeting with Foundry B
- Tender for 0.18 micron fabrication
- Phone meeting with Foundry D
- [JC] Digital logic design & simulations  *This presentation*
- [RT] New analog pixel circuits
- Meeting with Giulio, Mike, Marcel & Konstantin

# Bidirectional SRAM Shift-Register Cell




# Consolidated Hit Logic




# Hit Sequencing




*Phi2 pulse that reaches SRAM shift register*




*Address 0 drives DataValid and DataCode to all 0s. Therefore  $(2^n)-1$  sub-regions can be addressed.*




*2 channels are hit*



*Logic causes the next SRAM to also receive a write-enable signal. Not a problem: Would be overwritten with valid data or ignored in readout*




# Readout Sequencing




*First numbered readEnable is driven from outside to commence readout; all others derive from previous row = (n-1)*

*Note possible combinational delay when passing through empty rows (n=2)*






 *Cell being read*


# Area Estimates




# Layout Example








# Logic Simulation






Mask =	1111111	0000000	1111111	1111111	1111111	1111111
Mux Addr =	101	000	001	101	100	110
Hit1 =	0000000	0000000	0011000	0000000	0000000	0000000
Hit2 =	0000000	0100000	0000000	0000000	0111010	0000000
Hit3 =	1000010	0000000	0000000	0000000	0000000	0010010

Readout Data =	010100001	11111111111100	3rd
Readout Data =	110010010	11111111111100	3rd
Readout Data =	100011101	11111111111101	2nd
Readout Data =	001001100	11111111111110	1st

Addr
Hit Pattern
Timestamp



# Questions

- Number of sub-sets of pixels?
  - 6 or 7
- Number of pixels in a sub-set?
  - 6 or 7 or 8

*Currently Implemented*

36 pixels = 1800 um

Control logic + SRAM = 200 um  
(19 <sup>↑</sup>regs)

Dead Area = 10 %

# Question

- Assuming a row must be reset after a hit (real or noise)...
  - This reset is likely to occupy the next bunch crossing, ie lasting 150ns, during which time the N pixels in this row will be ‘blind’ to a subsequent hit (real or noise)
  - Is this acceptable?