



# CALICE simulation results

G.Villani 06




Pixel layout




Simulated cell layout

- 21 hits simulated, 5 μm pitch
- 121 extrapolated hits / pixel
- 961 extrapolated hits / cell



# CALICE simulation results

G.Villani 06



- Bias**
- Diode : 1.5V fixed
  - Nwell: 3.3V
  - Pwell: 0V
  - Subs: float




- $\Sigma$  diodes Collected charge vs (x,y)


# CALICE simulation results

G.Villani 06



Comparator's threshold:  $200 e^-$



Pixel coverage ( $e^-$  threshold)






Central cell  $Q_{coll}(x,y)$  sample



Error in pixel coverage 3

# CALICE simulation results

G.Villani 06




Charge collected by central Nwell

q Charge lost by central N Well around  $620 e^-$

# CALICE simulation results

G.Villani 06




Diode charge collection time

□ Collection time  $\approx 300$  ns for pixel coverage

□ Reduction of collection time for 'smaller' pixels:

250 ns




# CALICE simulation results

G.Villani 06

## Conclusions

- Minimum  $\Sigma$  charge signal  $\approx 100 e^-$
- Optimal threshold  $\approx 140 e^-$
- Collection time  $\approx 300$  ns for pixel coverage
- Increase in minimum collected charge requires to increase the collecting surface:
- Ø Increase diode size (  $1.8 \mu\text{m}$  in progress)
- Ø Increase the number of diodes
- Ultimately, the S/N for both approaches dictates the optimum solution
- Collection time can be decreased by reducing inter diodes distances: probably more effective with increase number of diodes rather than surfaces
- Likelihood of consecutive hits on the same pixel



Optimal coverage examples

