Trigger Happy 2

The ongoing evolution of the CMS Detector and its L1-Trigger

Andy Rose, Imperial College, London

awr01@imperial.ac.uk

www.hep.ph.ic.ac.uk/~awr01

Introduction

- This is a sequel to my 2011 seminar "Trigger Happy: A light-hearted look at the seriously hard business of hardware triggering (and how we are trying to make it easier)"
 - <u>http://www.hep.ph.ic.ac.uk/~awr01/seminars/triggerhappy/TriggerHappy_v1.1.pptx</u>
- That talk:
 - Honestly (brutally) assessed the shortcomings of the existing CMS trigger
 - Lay out my glorious vision for the Phase-I upgrade of CMS trigger electronics
 - Speaker's prerogative when you gave me a seminar soapbox
 - Parts of that vision came to pass, some parts didn't
- This talk will assess where CMS stands now, and what it faces after the Phase-II upgrades
 - And I'll lay out my new glorious vision
 - Well... if you are a seminar soapbox again

Where are we with the LHC again?



Where are we with the LHC again?



In the beginning...











~3500 physicists/engineers

CMS: Visualizing the big numbers



.

-

CMS: Visualizing the big numbers



CMS: Visualizing the big numbers





 Many boards of many different types



• In systems that looked like this...



• And like this...



• But sometimes it's OK to be hideous if it works



• Put son etimes it s CK to be blacous it i works

Who am I kidding? Such an opinion is for Philistines. We should always be aiming to produce something OF BEAUTY



The Prophecy and the Vision

By 2015, every board in the [CMS] trigger will be identical and, after that, they will only get more similar

Andy Rose, 2010

... which accompanied "The Vision"

- In 2012, I presented my glorious vision:
- Using time-multiplexing to achieve homogeneity by eliminating boundaries
- A beautiful, highly homogeneous system
 - Common hardware
 - Common link-standards
 - Common software for controlling everything



The Vision

One board to rule them all, One link-standard to bind them, One control-bus to rule them all, And one software to mind them.



The Vision

One board to rule them all, One link-standard to bind them, One control-bus to rule them all, And one software to mind them.



If you standardize the links and eliminate system-specific boundaries, then all boards

- receive parallel streams of data
- process parallel streams of data
- output parallel streams of data



III : The original and the best

143 me

3125

950Gb/s in and 950Gb/s out 700,000 logic blocks @400MHz

Designed by G. Iles, J. Jones, A. Rose & S. Greenwood at IC

III : The original and the best

1 U43 mE

950Gb/s in and 950Gb/s out 700,000 logic blocks @400MHz

Designed by G. Iles, J. Jones, A. Rose & S. Greenwood at IC

And it is laid out rationally and looks pretty

Couple the limited variation in the tasks with the fact that:

- The reign of ASICs was over: Long live the FPGA
- The number of vendors making sufficiently powerful FPGAs was limited
- The number of vendors making sufficiently fast optics was also limited

And the logic behind the prophecy becomes obvious



Couple the limited variation in the tasks with the fact that:

- The reign of ASICs was over: Long live the FPGA
- The number of vendors making sufficiently powerful FPGAs was limited
- The number of vendors making sufficiently fast optics was also limited

And the logic behind the prophecy becomes obvious, and so the prophecy came to pass...











TwinMux

vago





CTP

MTF7MTF6 shown)

The Vision vs. Reality



The Vision vs. Reality



Global Trigger

The Vision vs. Reality



The Vision vs. Reality: Definitely better



An aside: The Firmware Operating System

- MP7 achieved this by
 - Separating the payload from the infrastructure
 - Standardizing the interfaces
 - Producing a build-tool to allow anyone to build their design in "unfamiliar hardware"
- A victory for standardization!



The Vision vs. Reality: Much, much better!



The Vision vs. Reality: Ever so nearly perfect!

- IPbus designed out the US
 - Picked up at IC and bugs fixed
 - V2 produced at IC/RAL/Bristol
 - Adopted as standard across CMS
 - Then in the LHC accelerator group, ATLAS, LHCb, Alice, XFEL, SoLid, ProtoDune...
- uHAL software library written at IC
 - Goes hand-in-hand with IPbus
- Hurrah! A major victory for standardization!
Phase 1: Conclusion

- Time-multiplexing works
 - Has been shown to offers all the benefits we said it would!
 - Now well established in the CMS mindset
- The prophecy that all off-detector electronics would be "identical" in 2015 came to pass
- The run-2 trigger was certainly more elegant and robust than runs 0 & 1
- Many UK-originated ideas gained traction outside the UK:
 - Common hardware
 - Firmware operating system
 - Standardization of link protocols and control infrastructure

Phase 2: A Brave New World

.

a

Brave New World



The CMS Detector after Phase-II

New CSC electronics New RPC/GEM layers New pixel layers Tracking included in trigger Full granularity Ecal included in trigger

Complete replacement of endcap Ecal & Hcal 30ps timing resolution

Replace HPD with SiPM in Barrel HCAL Depth info into trigger

New Beampipe Modified Magnet Yolk MIP timing layer 30ps timing resolution

- UK has led, and continues to lead, the development of the Stacked-tracker concept and the tracking-trigger
 - UK delivering outer-tracker trigger and readout ASIC
 - UK delivering outer-tracker readout-electronics and developing track-finding algorithms

Tracker

• Inner Tracker (pixel) design to extend coverage to $\eta \approx 3.8$



Tracker

• Inner Tracker (pixel) design to extend coverage to $\eta \approx 3.8$



Tracker

- Inner Tracker (pixel) design to extend coverage to $\eta \approx 3.8$
- Outer Tracker design driven by ability to provide tracks at 40 MHz to L1-trigger



Outer tracker 2S modules



Outer tracker 2S modules: Do they work?





- UK has led, and continues to lead, the development of the Stacked-tracker concept and the tracking-trigger
 - UK delivering outer-tracker trigger and readout ASIC
 - UK delivering outer-tracker readout-electronics and developing track-finding algorithms
- UK has led, and continues to lead, the development of the HGC concept
 - Off-detector electronics and algorithms primarily a UK responsibility

Calorimeter Endcap design

- 3D shower topology and time resolution of ~30ps
- Electromagnetic Endcap (EE)
 - 28 layers of Silicon sensors in W/Pb absorber (25 X₀, 1.7λ)
- Hadronic Endcap (EH)
 - 24 layers: 8 silicon + 16 silicon/scint. tiles at high/low η in stainless steel absorber (9λ)



Calorimeter Endcap design

- 3D shower topology and time resolution of ~30ps
- Electromagnetic Endcap (EE)
 - 28 layers of Silicon sensors in W/Pb absorber (25 X₀, 1.7λ)
- Hadronic Endcap (EH)
 - 24 layers: 8 silicon + 16 silicon/scint. tiles at high/low η in stainless steel absorber (9λ)



Calorimeter Endcap modules

- 593 m2 of silicon
- 6M ch, 0.5 or 1 cm2 cell-size
- 21,660 modules (8" or 2x6" sensors)
- 92,000 front-end ASICS







SKIROC2 ASIC

Calorimeter Endcap modules: Do they work?

Fermilab: 32 GeV electrons passing through 15 X₀.



CERN: 250 GeV electrons passing through 27 X₀.



- UK has led, and continues to lead, the development of the Stacked-tracker concept and the tracking-trigger
 - UK delivering outer-tracker trigger and readout ASIC
 - UK delivering outer-tracker readout-electronics and developing track-finding algorithms
- UK has led, and continues to lead, the development of the HGC concept
 - Off-detector electronics and algorithms primarily a UK responsibility
- UK has played leading role in the trigger electronics and algos, would like to continue to do so
- Barrel-Muon trigger currently using UK hardware and keen to continue doing so in future
- Global trigger currently using UK hardware (future TBD)
- Good relationship with those responsible for designing the MTD back-end, they are proposing to use UK hardware

- UK has led, and continues to lead, the development of the Stacked-tracker concept and the tracking-trigger
 - So... looking like UK has major hardware role to play in every system except
 - Barrel Calorimeter
 - Endcap Muons
 - Pixels
- Barrel-Iviuon trigger currently using UK hardware and keen to continue doing so in tuture
- Global trigger currently using UK hardware (future TBD)
- Good relationship with those responsible for designing the MTD back-end, they are proposing to use UK hardware

- UK has led, and continues to lead, the development of the Stacked-tracker concept and the tracking-trigger
- UK delivering outer-tracker trigger and readout ASIC
 So. Tooking like UK has major hardware role to play in every
 sys Not bad going for a collaboration
 JK Barrel Calorimeter
 Endcap Vilor of only 4 institutes
 JK has played leading role in the trigger electronics and algos, would like to continue to do so
- Barrei-Iviuon trigger currently using UK hardware and keen to continue doing so in future
- Global trigger currently using UK hardware (future TBD)
- Good relationship with those responsible for designing the MTD back-end, they are proposing to use UK hardware

- UK has led, and continues to lead, the development of the Stacked-tracker concept and the tracking-trigger
 - UK delivering outer-tracker trigger and readout ASIC
 - UK delivering outer-tracker readout-electronics and developing track-finding algorithms
- UK has led, and continues to lead, the development of the HGC concept
 - Off-detector electronics and algorithms primarily a UK responsibility
- UK has played leading role in the trigger electronics and algos, would like to continue to do so
- Barrel-Muon trigger currently using UK hardware and keen to continue doing so in future
- Global trigger currently using UK hardware (future TBD)
- Good relationship with those responsible for designing the MTD back-end, they are proposing to use UK hardware

So who is stupid enough to take on the task of designing hardware for so many disparate systems?

So who is stupid enough to take on the task of designing hardware for so many disparate systems?



Serenity

- ATCA Development Platform
- Next generation optical stream processor
- Carrier Card provides the board services
- Daughter Cards host data-processing FPGAs



Serenity

- Standard configuration. Provision for:
 - 2 × 72+72 links @ 25Gbps optical link
 - 3.6 + 3.6 Tbps
 - 64 links @ 25Gbps between DCs
 - 1.6 Tbps
- Optional optical expansion:
 - 2 × 96+96 links @ 25Gbps optical link
 - 4.8 + 4.8 Tbps
 - 16 links @ 25Gbps between DCs
 - 0.4 Tbps



Serenity

- Freedom to choose your preferred family, package, generation, (vendor?)
- Freedom to choose your balance of optical and electrical connectivity
- Reduces financial risk since carrier (bulk of potential failure-modes) qualified before FPGAs (bulk of the cost) are fitted!





HGC Trigger v1 (now disfavoured)





HGC Trigger v1 (now disfavoured)

HGC DAQ HGC Trigger v2 Barrel Muon Processor?



HGC Trigger v1 (now disfavoured) HGC DAQ HGC Trigger v2 Barrel Muon Processor? Outer Tracker DTC MTD DTC? The Pixel DTC we are not building for political reasons



HGC Trigger v1 (now disfavoured)

HGC DAQ HGC Trigger v2 Barrel Muon Processor? Outer Tracker DTC MTD DTC? The Pixel DTC we are not building for political reasons The track-finder processor we are not building for political reasons. Ooops.

- I would show how it fulfils the role of the trigger correlator
 - If anyone could tell me what they require of the trigger correlator
- I'll be darned if they can come up with a scenario it can't handle



So is the prophecy coming true?



So is the prophecy coming true?



So is the prophecy coming true?

Or: How many boards does the US actually need?





6



And have you settled the architecture question yet?



And have you settled the architecture question yet? Most likely architecture



And have you settled the architecture question yet? Most likely architecture



And have you settled the architecture question yet? Is this starting to look familiar?



Global Trigger
Anyway...

- Enough of the politics
- Back to the interesting stuff!



.

• You mean, apart from the small matter of 300Tb/s of data?

- You mean, apart from the small matter of 300Tb/s of data?
- So much data it has to be zero-suppressed
 - No (or, at least, limited) geometric timing which can be utilized
 - Variable data-volume
 - Do you handle the worst case? Very inefficient
 - Do you handle the average? How do you handle overflows?

- You mean, apart from the small matter of 300Tb/s of data?
- So much data it has to be zero-suppressed
 - No (or, at least, limited) geometric timing which can be utilized
 - Variable data-volume
 - Do you handle the worst case? Very inefficient
 - Do you handle the average? How do you handle overflows?
- We did such a good job at Phase-I, people have very high expectations...

• Real-time track-finding and fitting





- Real-time track-finding and fitting
- Real-time vertex-finding



- Real-time track-finding and fitting
- Real-time vertex-finding
- 3D cluster-finding in endcap



- Real-time track-finding and fitting
- Real-time vertex-finding
- 3D cluster-finding in endcap
- Particle-flow



- Real-time track-finding and fitting
- Real-time vertex-finding
- 3D cluster-finding in endcap
- Particle-flow
- So, basically, they want event reconstruction

- Real-time track-finding and fitting
- Real-time vertex-finding
- 3D cluster-finding in endcap
- Particle-flow
- So, basically, they want event reconstruction
 - in under 10µs

- I used to give the following firmware advice to the students on preserving your sanity:
 - Avoid iterative algorithms
 - Avoid combinatorics
 - Make the data-flow deterministic
 - Division is hard, resource hungry and latency intensive
 - Floating-point is hard, resource hungry and latency intensive

And we have stepped up to the plate!

- For track fitter we wrote a full Kalman Filter
 - Which is iterative
 - Results in combinatorics
 - Is data-dependent (pseudo-deterministic)
 - Requires a division
 - We also played with floating-point but dropped it in the final version





And we have stepped up to the plate!

- Fits a 4-point track in 1.5µs
- Matches offline floating-point resolution



STOP PRESS!

- UK claims crown for 1st Phase-2 algorithm in Phase-2 hardware
- Real-time vertex-finding
 - 4% LUTS, ~2% RAM & DSPs in KU115 FPGA
 - 240MHZ clock
 - TM-period + 20clk latency
- Running in Serenity hardware



Conclusion

- UK has been very dominant in the phase-1 changes to the CMS off-detector electronics
 - Hardware, System Architecture, Firmware & Control Software
 - More elegant systems which are more robust, more performant and easier to maintain
- UK-originated ideas gaining traction for phase 2
 - Time-multiplexing
 - Common hardware
 - Infrastructure firmware
- Phase-2 upgrades introduce a whole new set of detector and trigger challenges
 - UK stepping up with state-of-the-art hardware and firmware solutions

Bring on the future!

Thanks for listening!

Any questions?