Analogue to Digital Conversion

•Turns electrical input (voltage/current) into numeric value

•Parameters and requirements

Resolution

the granularity of the digital values

Integral Non-Linearity

proportionality of output to input

Differential Non-Linearity

uniformity of digitisation increments

Conversion time

how much time to convert signal to digital value


Count-rate performance

how quickly a new conversion can begin ofter a previous event Stability

how much values change with time

1

Resolution



Speed vs resolution

•from Analog Devices ADC selection guide

bits per sec (or samples per sec)

		Throughput rate (bps)					
		<10k	10-	100k-	1-10M	10-	>100M
			100k	1M		100M	
Resolution (bits)	17						
	14-16		I	I	I	I	
	12-13		I	I	I	I	I
	10-11		I	I	I	I	I
	8-9				I	I	I
	8					I	

Maximum speed 200Mbps 12 bits 1.3W single channel

210Mbps 10bits 2.4W single channel

Maximum resolution 24 bits 6.4kbps


•What determines this relationship?

Integral non-linearity

- •Output value D should be linearly proportional to V
 - check with plot

g.hall@ic.ac.uk

- for more precise evaluation of INL
- fit to line and plot deviations plot D_i-D_{fit} vs n_{chan}



Differential non-linearity


•measures non-uniformity in channel profiles over range

- $DNL = V_i / < V > -1$
 - V_i = width of channel i
- < V> = average width

•rms or worst case values may be quoted

DNL ~ 1% typical but 10^{-3} can be achieved

can show up systematic effects, as well as random



Other variables

•Conversion time

finite time is required for conversion and storage of values

may depend on signal amplitude

gives rise to dead time in system

ie system cannot handle another event during dead time may need accounting for, or risk bias in results

•Rate effects

results may depend on rate of arrival of signals


typically lead to spectral broadening

•Stability


temperature effects are a typical cause of variations

•A partial solution to most of these problems is regular calibration, preferably under real operating conditions, as well as control of variables

Parallel (Flash) ADC




Successive approximation ADC



8

Single slope (Wilkinson) ADC



•Dual slope conversion reduces systematic (absolute) errors

charge C with constant current and then measure time for discharge charge and discharge subject to same comparator and capacitor variations

Sigma-delta ADC

•Digitise the signal with 1-bit resolution at a high sampling rate (MHz). useful for high resolution conversion of low-frequency signals, to 20bits low-distortion conversion of audio signals good linearity and high accuracy.

•Operation - At t = 0, assume V_{ref} = 0

```
V<sub>out</sub> high
integrator charges -ve
```

at rate ~ V_{in} comparator flips

counter goes low


clock increments... etc,...

 $V_{in} = 0 \implies output = 000000...$

 $V_{in} = (1/2)V_{in}(max) \Rightarrow output = 101010...$

V_{in} = V_{in}(max) => output = 111111...

the higher the input voltage, the more 1's at the serial digital output.



10

Non-linear A-D conversion

•Some high speed systems also need high resolution and dynamic range however do they need the same resolution at all amplitudes?


•Dynamic range - eg 15 bit

is set by largest and smallest signals to be observed

•Resolution on energy


determined by requirements, noise and physics eg statistics (counting or E resolution) $\Rightarrow (E)_{stat} = a/E$ $_{noise}(E) = constant so <math>_{noise} = b$ Resolution $(E)_{total} = a/E$ $(E)_{total} = [a^2/E + b/E^2]^{1/2}$ a term eventually dominates

•thus build multi-gain system prior to ADC so smaller signals digitised with lower effective resolution



Example of non-linear ADC

•A integrating system for measuring x-ray photons for crystallography, measuring spots. The most intense spots contain up to ~10 9 photons, the weakest just a few. Measure N in spot



Time to Digital Conversion (TDCs)

•Count clock pulses between start and stop pulses up to ~1GHz, limited by technology so t 1ns capable of digitising more than one hit in an acquisition provided logic is sufficient

•Analogue ramp

for greater precision, t 10ps charge capacitor with constant current source


start pulse: turns on current

stop pulse: turns off

then measure V on storage capacitor using ADC

can't accept more than one signal in digitising period

Digital to Analogue Conversion (DAC)



OK for a few bits but becomes difficult for N large

```
other techniques required... eg
```

R-2R converter

•relies on matching of resistor values consider point on resistor divider

switch open or closed always see 2R in parallel with 2R = R to ground

(start from right and work left)

