Instrumentation $\operatorname{Problem}$ Sheet 4 Amplifiers
(1) $\mathcal{A n}$ amplifier has an open loop voltage gain of $140 d \mathcal{B}$ at $f=0 \mathcal{H z}$ and a single pole at $f=$ $100 \mathcal{H z}$. What is the gain-6andwidth product (GBW)?
(2) The amplifier in the figure is designed with $\mathcal{R}_{1}=10 \mathrm{k} \Omega$, $R_{2}=91 k \Omega$. The open loop voltage gain is $100 d \mathcal{B}$ at $f=0 \mathcal{H z}$ and the amplifier has one pole at $f=100 \mathcal{H z}$ and a second at 100 kHz . What value of capacitor will ensure stability without affecting the gain too much at figh frequencies where is it intended to operate?
(This problem is best solved starting with a graph.)

(3) Calculate the gain of the op-amp configuration shown in the figure.

(4) $\mathcal{A}$ general version of the differential amplifier is shown in the figure. Show the output voltage is
$v_{\text {out }}=v_{2}\left(\mathcal{R}_{3} / \mathcal{R}_{1}\right)\left[\left(\mathcal{R}_{1}+\mathcal{R}_{f}\right) /\left(\mathcal{R}_{2}+\mathcal{R}_{3}\right)\right]-v_{1}\left(\mathcal{R}_{f} / \mathcal{R}_{1}\right)$
For a non-zero common mode signal $v_{\mathcal{C M}}$ what is the resulting value of $v_{\text {out }}$ ? Show that this reduces to $v_{\text {out }}=0$ for $\mathcal{R}_{1}=\mathcal{R}_{2}$ and $\mathcal{R}_{f}=\mathcal{R}_{3}$


The amplifier is built with $\mathcal{R}_{1}=\mathcal{R}_{2}$ and $\mathcal{R}_{f}=\mathcal{R}_{3}$. If the resistor values have a $5 \%$ tolerance, what is the accuracy in the required gain? (Assume an ideal op-amp)
(5) Show that at high frequencies a current sensitive amplifier with a single low frequency pole has an input impedance which is inductive, instead of purely resistive. Calculate the value of $\mathcal{L}$ for an amplifier with $\mathcal{D C} \operatorname{gain}=60 d \mathcal{B}, \mathcal{G B W}=10^{7} \mathcal{H z}$ and $\mathcal{R}_{f}=$ $1 M \Omega$. At what frequency would this become significant if the input load capacitance is 100 pF ?
(6) What is the transistor current, the $\mathcal{D C}$ level at the output and the input impedance of the circuit of the circuit illustrated?

(7) The circuit shown produces a regulated voltage. The reference voltage $\mathcal{V}_{\text {ref }}$ is produced by a Zener diode, which has the property of a very steep $I-\mathcal{V}$ curve so that it has an almost constant voltage across it for a wide range of currents. What is the output voltage $\mathcal{V}_{\text {out }}$ ? What is the maximum $V_{\text {out }}$ which can be produced?

(8) The circuit shown is a sample and hold. A voltage $\mathcal{V}_{\text {controt }}$ is applied to the $\mathcal{F E T}$ gate to turn it on and off. Initially the $\mathcal{F E T}$ is off, and $\mathcal{C}=$ $0.1 \mu \mathcal{F}$. When the $\mathcal{F E T}$ is conducting it has a channel resistance $\mathcal{R}_{\mathcal{D S}}=5 \Omega$. Sketch the output voltage if a voltage $\mathcal{V}(t)=\mathcal{A} t$ is applied at the
 input, and $\mathcal{V}_{\text {control }}$ is switched so that $\mathcal{F E T}$ conducts for $2 \mu \mathrm{~s}$, at $t=0,100 \mu \mathrm{~s}, 200 \mu \mathrm{~s}, 300 \mu \mathrm{~s}$,
(9)
$\mathcal{V}_{C C}=3.5 \mathcal{V}$
$\mathcal{V}_{\mathcal{E E}}=-1.5 \mathcal{V}$.


The figure above shows the fast current pulse amplifier described in the lectures. Identify the feedback resistor, voltage gain stages and buffer stages. What is the input impedance? To calculate this you will need to work out the currents in each stage. Don't try to be more accurate than necessary. The output stage fias some strange features. Can you suggest how it works and why it is designed this way?
(10)


The figure above shows a slightly simplified charge sensitive amplifier. The parts of the circuit omitted ensure that the $\mathcal{D C}$ level at the output is approximately $0 \mathcal{V}$. What is the impulse response and its time constant? What is the output impedance? What current flows in the input transistor? What are the advantages of this amplifier compared to the one in the previous problem? Identify the buffers and gain stages. Try to work out the $\mathcal{D C}$ bias conditions and power consumption. What is the gain if the transconductance of the input transistor is $10 \mathrm{~mA} / \mathcal{V}$ or 10 mS ? (S iemens $=\mathcal{A} / \mathcal{V})$
(11) Show that a charge integrator followed by a differentiation stage produces a unipolar impulse response, ie with no baseline crossing. Show that two stages of differentiation produce a pulse shape which has an undershoot below the baseline. For differentiator time constants $\tau_{1}$ and $\tau_{2}$, what is the relative magnitude of the undershoot? [Ulse transfer functions and work in frequency, then convert to time.]
(12) Show that the charge sensitive amplifier and high pass filter network in the figure has an output which is given $6 y$

$$
v_{0}=\mathcal{A}\left(Q / C_{f}\right) \text { e } \chi p(-t / \tau)
$$

where $\tau=\mathcal{R}_{P} \mathcal{R}_{f} \mathcal{C} /\left(\mathcal{R}_{p}+\mathcal{R}_{f}\right)$
Find the condition on $\mathcal{R}_{p}$ which ensures this and the value
 of $\mathcal{A}$.
(13) The charge sensitive amplifier of the previous problem is combined with further stage as shown in the figure to Guild an Gandpass filter with two equal time constants. $\mathcal{R}_{f}=10 \mathcal{M} \Omega$ and $\mathcal{C}_{f}=1 p \mathcal{F}$. $\mathcal{C}=220 \mathrm{pF}, \mathcal{R}=12 \mathrm{k} \Omega, \mathcal{R}_{2}=100 \mathrm{k} \Omega$ and $\mathcal{R}_{1}$ $=4.7 \mathrm{k} \Omega$. Suggest suitable values for $\mathcal{R}_{p}$ and $\mathcal{C}_{2}$. $\mathcal{A} 47 \Omega$ resistor is placed in series with the output. Can you suggest areason?


