


# CBC<sub>3</sub> Hit Detect Logic for CMSSW

E.Migliore  
Università di Torino/INFN

- A parametrization of CBC3 signal shape
  - it was determined in the lab by S.S. El Nasr-Storey, S. Mersi, G. Zevi Della Porta et al. (talk)
  - it was implemented in CMSSW by S. Dutta and S.Sarkar (talk)Input to signal shape are:
  - deposited charge
  - particle time of flight corrected for the time required to reach the module (reference: center of the module)
- A realistic simulation of CBC3 must implement Hit Detect Logic.  
This talk is an attempt to document “our” interpretation of the Hit Detect Logic described in the CBC3 manual in view of the implementation in CMSSW code (class SSDigitizerAlgorithm)

# CBC3 Hit Detect Logic


- From CBC3 technical specs manual



Suchandra has started to implement in CMSSW only these two modes


- **fixed pulse width** looks for a rising edge on the comparator O/P and produces a single 40 MHz clock cycle pulse beginning at the next 40 MHz clock rising edge
- **sampled comp. O/P** goes (or stays) high if the comparator output is high at the 40 MHz rising clock edge
- OR O/P** is the logical OR of fixed pulse width O/P and 40 MHz sampled O/P

- In the following I will adopt the following (short) name conventions :
  - **fixed pulse width** => **latched mode**
  - **40 MHz sampled comp. O/P** => **sampled mode**




$\text{sampling\_time} = \text{coarse\_delay} + \text{fine\_delay}$

with  $\text{coarse\_delay}$  is in 25 ns steps  
and  $\text{fine\_delay}$  is in 1 ns steps



$\text{sampling\_time} = \text{coarse\_delay} + \text{fine\_delay}$


with coarse\_delay is in 25 ns steps  
and fine\_delay is in 1 ns steps



referred to as "CBC" time in what follows


From CBC3 manual:


“The programmable DLL will allow for CBC3s to be tuned to the arrival time of the particles, thus adjusting for time-of-flight from the interaction point.”



$$\text{sampling\_time} = \text{coarse\_delay} + \text{fine\_delay}$$


with coarse\_delay is in 25 ns steps  
and fine\_delay is in 1 ns steps





- Disclaimer
    - “triangular” signal shape
    - choice of the sampling time
- in the sketch are just for illustration purpose







**sampled mode:** high if comp. o/p is high at the rising edge of the 40 MHz clock

**latched mode:** looks for a rising edge on comp. o/p and produces a 25 ns pulse beginning at the next 40 MHz clock rising edge


particle crossing sensor during reference BX: case B






**sampled mode:** high if comp. o/p is high at the rising edge of the 40 MHz clock

**latched mode:** looks for a rising edge on comp. o/p and produces a 25 ns pulse beginning at the next 40 MHz clock rising edge





**sampled mode:** high if comp. o/p is high at the rising edge of the 40 MHz clock

**latched mode:** looks for a rising edge on comp. o/p and produces a 25 ns pulse beginning at the next 40 MHz clock rising edge

- Is this interpretation correct?