CBC2: test results & plans

OUTLINE

reminder of CBC2 layout and architecture

test results so far front end performance pT stub logic functionality wafer test

summary and further test plans

for more details see Outer Tracker Review talk: <u>https://indico.cern.ch/getFile.py/access?contribId=2&sessionId=0&resId=1&materialId=slides&confId=234886</u> and Tracker Phase II electronic system design meeting talk: <u>https://indico.cern.ch/getFile.py/access?contribId=0&sessionId=0&resId=1&materialId=slides&confId=246815</u>

1

CBC2 for 2S-Pt module



CBC2

bump-bond chip, brings signals from 2 sensor layers in 1 chip (254 channels total) provides L1 triggered readout data as in prototype
 also performs cluster correlations to identify high Pt stub positive correlation produces trigger output pulse

=> functionality required to construct and evaluate prototype 2S-Pt module



front end, pipeline, L1 triggered readout, biasing

~ same as prototype (some bug fixes) twice as many channels

new blocks associated with Pt stub generation

channel mask: block problem channels (not from L1 pipeline)

cluster width discrimination: exclude wide clusters > 3

offset correction and correlation: correct for phi offset across module and correlate between layers stub shift register: test feature - shift out result of correlation operation at 40 MHz

trigger O/P: in normal operation 1 bit per BX indicates presence of high Pt stub

test pulse

charge injection to all channels (8 groups of ~32), programmable timing and amplitude



CBC2 layout

C4 layout, 250um pitch, 19 columns x 43 rows

30 inter-chip signals (15 in, 15 out), top and bottom gives continuity across chip boundaries

right-most column wire-bond (for wafer probe test) access to:

power fast control I2C outputs

prototype powering features retained CERN bandgap, LDO for analog powering, same as prototype improved DC-DC switched capacitor circuit (CERN) slower switching edges & rad-hard layout

chip submitted for fabrication July 2012

wafers back January 2013 wire-bondable (other users) and C4 processed (CBC2)

Davide Braga, Mark Prydderch, Peter Murray (RAL)



front end performance

wire-bond CBC2 test setup



use wafer probe pads to wirebond single CBC2 die to carrier (CBC2 chips from diced wire-bond (XFEL) wafer)

convenient setup for developing wafer probe procedures

all testing performed using 1.2V VDDD supply only VDDA provided by LDO on CBC2 VME based DAQ





bias voltages

shape as expected simulation and CBC1

linearity not important

discontinuities (diff. non-linearity), particularly for global comparator threshold VCTH causes some difficulties

will see why later

(can try and improve in future)

rough fit -> 2.5 mV / I2C unit







2 significant problems with prototype chip version

postamp: VPAFB susceptible to CM effects needed external decoupling for stability solution: VPAFB buffered by source follower on very channel

comparator: VCTH affected by external hysteresis network external overdriving solved the problem solution: hysteresis implemented differently - no load on VCTH

measurements show both these solutions have worked for CBC2

on-chip test pulse



some evidence (during testing) of DLL losing lock occasionally

(20fF largest source of uncertainty)

can restart by disabling and re-enabling via I2C - but needs further investigation

test pulse sweep

sweeping charge injection time allows to study comparator behaviour

count the number of times hit observed for fixed number of triggers, for each timestep

get coarse steps of 25 nsec by moving test trigger fast control pulse

get 1 nsec resolution using DLL steps

hysteresis circuit working as expected (new method of implementing in CBC2)



post-amp feedback resistor control



14

S-curves and tuning



254 offset values after tuning





s-curve skew

s-curve mid-points obtained by fitting raw data with erfc function

value gets skewed by non-linearity of VCTH

not a big problem, but worth trying to improve



gain - electrons mode

140 s-curve mid-point electrons **VCTH I2C** value 120 mode have concentrated on results in holes 100 mode, but electrons mode ok too all results and characteristics similar 80 60 all 254 channels 40 50 10 60 0 20 30 40

TP I2C value

stub logic functionality

stub finding logic

cluster width discrimination (CWD) logic

exclude clusters with hits in >3 neighbouring channels wide clusters not consistent with high pT track

offset correction & correlation logic

for a cluster in bottom layer, look for correlating cluster occurring in window in top layer

window width controls pT cut stub found if cluster in bottom layer corresponds to cluster within window in top layer window width programmable up to +/- 8 channels

offset defines lateral displacement of window across chip programmable up to +/- 3 channels









arrangement of 8 groups of test pulse connections allows to simulate signals from different layers and therefore exercise correlation logic

=> stub finding logic is working, but can't prove much with single chip and internal test pulse only

=> need 2xCBC2 hybrid



2xCBC2 hybrid test setup

2xCBC hybrid + PA (both sides) becomes device under test pluggable charge inject board allows different external capacitance bonding arrangement allows to study region where signals exchanged between chips

2xCBC2 substrate test setup

wire-bonding on both sides of hybrid non-trivial

needs dedicated jigs to provide as much support as possible





can now inject signals in both sensor layers electrically

with accurately known values of test charge

setup only recently available - so far have only had time to verify all wire-bonded channels working and basic functionality

looking at inter-chip region



2xCBC2 hybrid allows to verify correct transfer of CWD output signals between chips

above example

cluster in chan 251 in lower layer chip A cluster in chan 4 in upper layer chip B window width set at central strip +/- 4

so above example will produce a positive correlation and a trigger from chip A





wafer test



wafer test procedure not an exhaustive test - but enough to differentiate bump-bond assembly problems from chip problems chip clocked at 40MHz I2C parameters downloaded power consumption dependence on I2C value for some bias power consumption recorded currents swept nitial Sequence Sequence Strings everything ok 40.7 1.207 648 Jump Address Bus Error 12C Card VME address (HEX) 000 Interrupt Address 1.195 0.0 Segsi Jump Address 12C card channel Value read 50 2.613 0.1 C:\Users\dm Clock Control Seqsi Int Address Clock Speed 40 MHz 6 01100111 Input parameters C:\Users\dmr Clock1 Delay 0 ns SI VME address (her Clock2 Delay 0 ns 20000 Initialise VI2C card NO VI2C card status write and readall YES VI2C Card VME address (Hex) Seqsi Jump Address 0 5 26 54 0 65 CBC address Segsi Int Address VI2C card chan 0 5 26 output results 01011111 B1 Delay 0 ns B1 P B2 Delay 0 ns B2 P Reset Timeout | VI2C card status | 1: start ACQ 2: fast reset 3: test_pulse 4: 12C_refresh 5: DC_DC_Ck \bigcirc 6=0K for V12C initialise 86=0K for CBC access 54 B3 Delay 0 DS 255 String VME bus error 7 6 5 4 3 2 1 0 TP Pot Node Select VI2C card state test pulse delay status Jo code **T** TP Del & Test Chan Grp 0 = card init ok 46 = slave address tra 47 = 46 + 12C bus bus Value read back ▼ Pol En Gnd 4 3 2 1 0 TP Cotri & Analogue Mux 50.3 imput parameters **100** CAL I Initialise VI2C card NO CAL_VCASC VI2C Card VME address (Hex) write and readall YES b100000 d32 Plot 0 22 0521 0520 0512 0511 0510 CWD1 CWD0 CWD window & Coinc Logic d167 CBC address (binary) VI2C card chann PtW3 PtW2 PtW1 PtW0 not OR_En ORstubs SR_Ck_En 90.0-Misc Stub Logic Value to write 80.0 1 holes CH3 CH2 CH1 CH0 holes holes FEC Register output para e set to 1 till operation complete atency Register HitDet6SLV d15 set to 1 indicates I2C bus free 🕶 🕻 d5 IPRE1 Comparator Hysteresis 1111 = minimum 01001011 075 6 /alue read back IPRE2(CASC) 61011010 090 128 50.0 ÷ SLVS current 0000 = maximum IPSF 610110100 d180 127 611111111 255 0 40.0b1100100 d100 0 DATA transmitted - ACK reo IPAOS Seqsi Jump Address VPAFB b11100111 d231 40 Seqsi Int Address DATA transmitted - ACK received ICOMF b1100100 0100 127 VPC Reset Timeout 001 065 127 VI2C card status 54 000 d64 70 VME bus error set to 1 till operation com set to 1 indicates ucontroller re-s 25 50 75 100 125 150 175 200 225 I2C value b10100110 d165 46 set to 1 indicates I2C bus free Plot 0 check all channels Plot 0 respond to test pulse 265 270 275 280 115 120 125 130 135 140 145 150 155 160 Clock Contro Clock Speed 40 Mile Clock1 Delay

Clock2 Delay



summary & plans

• now clear that CBC2 working well enough to allow module development to progress

front end performance similar to CBC1, bugs fixed stub finding logic functioning power features: LDO and switched capacitor DC-DC circuits operational

• short term plans

for wire-bonded chip setup

will use to refine wafer probe procedure plan to probe remaining 7 C4 wafers soon (depending on requirements) likely high yield => ~750 more chips

could also be useful for ionising radiation studies using X-rays

longer term

in-depth chip characterisation studies better suited to 2xCBC2 hybrid electrical test setup now available

mini-pT module studies 2xCBC2 hybrid + sensors

extra

LDO performance



LDO

load currents 40, 60, 80 mA dropouts ~ 30, 55, 70 mV (approx.)

DC shift due to series resistance

50 mOhm on-chip + wire-bond resistance (which will go away when bump-bonded)

other power related measurements

measured band-gap voltage: 0.604 (for this chip) quiescent power consumption from VDDD all bias currents set to zero, SLVS off ~4.4mA all bias currents set to zero, SLVS ON ~6.7mA

pulse length vs. amplitude

ideally (to address dead-time issue) want comparator high for less than 50 ns

not case for signals $> \sim 2$ fC

=> can study dead-time vs. pulse length using CBC2 but postamp feedback FET will probably need tweaking for CBC3

note: all plots contain 254 channels data 10 fC plot shows activity in channels not being driven by test pulse

crosstalk? power supply disturbance?



TP charge injection time [nsec]

future plans



CBC2 (and modules based on CBC2) will dominate test activity over next ~ 2 years

next prototype, CBC3, should be very close to final chip – available towards end 2014

incorporate functionality to generate and transmit stub addresses

... new features

CBC4 pre-production iteration (2015/16) allows final bug fixes before full-wafer engineering run in 2017

~ 5 years assumed for large scale production, module construction, integration, commissioning, ...

CBC3 - the "final prototype"

next version of chip should incorporate all features required for HL-LHC

final choices for front end

¹/₂ strip cluster resolution 2 strip cluster position assigned to mid-point

stub data definition

8 bits address (for 1/2 strip resolution) of cluster in bottom layer 5 bit bend information

address of correlating cluster in top layer

stub data formatting & transmission to concentrator

13 bit / stub, up to 3 stubs/BX => 39 bits

- +1 bit unsparsified L1 triggered readout data
- => 40 bits / 25 nsec

e.g. 10 lines at 160 Mbps (per chip)

other useful features

e.g. slow ADC to monitor bias levels

•••





n+1

n

n-1

2 strip cluster centred on n and n+1 1 or 3 strip cluster centred on channel n



8 bits to describe cluster address in bottom layer

neighbour chip signals - comparator O/Ps

need to transfer signals across chip boundaries

for cluster width < 3 need (for each sensor layer)

to pass comp. O/Ps from 2 edge channels to neighbour to receive comp. O/Ps from 2 edge channels on neighbour

=> 4 signals for single sensor layer

=> 8 signals for both layers





adding comp O/Ps -> 30 signals altogether, top and bottom of chip

CBC1

features

- designed for short strips, 2.5 5cm, $< \sim 10$ pF
- full size prototype 128 channels
 50 um pitch wirebond
- binary un-sparsified triggered readout only
- powering test features

2.5 -> 1.2 DC-DC converter LDO regulator (1.2 -> 1.1) feeds analog FE

main functional blocks

- fast front end amplifier 20 nsec peaking
- comparator with programmable threshold trim
- 256 deep pipeline (6.4 us)
- 32 deep buffer for triggered events
- fast (SLVS) and slow (I2C) control interfaces

some target specs

- both signal polarities
- DC coupled to sensor up to 1 uA leakage
- noise: < 1000e for C_{SENSOR} ~5 pF
- power consumption
 - < 0.5 mW/channel for $C_{_{SENSOR}} \sim 5 \ \text{pF}$



Lawrence Jones (RAL)

2.5 -> 1.25 DC-DC converter

first chips received Feb. 2011



preamp: leakage tolerance 1µA verified, both polarities postamp: gain: ~ 50 mV / fC



s- curves: signals in range 1 - 8 fC:1 fC steps



noise dependence on external C

vary current in input device => pulse shape independent of C

- e.g. for $C_{SENSOR} \sim 8 \text{ pF}$ (~ 5 cm strips)
 - ~ 1000e achievable for

~ 350 uW tot. power/chan. (incl.digital)40

CBC1 comparator

thresholds

before tuning pk-pk threshold spread ~30 mV (~ 0.6 fC)

tuning reduces spread to ~ mV level

timewalk

timewalk spec.: < 16 ns between 1.25 and 10 fC signals, with comp. threshold set to 1 fC measurements just within spec.





CBC1 power features

DC-DC switched capacitor converter (CERN)

converts 2.5 -> ~ 1.2 works well: ~ 90% efficiency

but switch noise produces difference between internal and external grounds

=> interference depending on C_{EXT}

improved circuit on CBC2, and bump-bonding should help





provides clean, regulated rail to analog FE (uses CERN 130 nm bandgap)

~ 1.2 Vin, 1.1 Vout

dropout ~ 40 mV for 60 mA load

provides > 30dB supply rejection up to 10 MHz