CBC front end design review

RAL - 20/10/2009

CMS Binary Chip

have converged on **binary un-sparsified** architecture for outer tracker short strip readout at SLHC

some advantages:

- no ADC power
- simpler on-chip logic
- should offer lowest possible FE power

retaining no zero suppression

- simper overall system
- occupancy independent data volume

main functional blocks

fast front end amplifier – 20 nsec peaking comparator with threshold trim pipeline (256 deep) buffer for triggered events (32 deep) output mux and driver fast and slow control interfaces programmable bias test pulse



design considerations

SLHC environment

higher luminosity => higher granularity (than LHC) => shorter strips occupancy will rise to ~ few % CMS tracker at SLHC will operate at v. low temperatures maybe as low as -30 -> -40 degrees (but will still want to test and run chips and modules at room temperatures)

simulation strategy

specs should be met at -20 -> -40 deg. for all process corners can accept some relaxation at room temperature – e.g. don't require full range of leakage current compensation at higher temperatures

analogue front end and comparator should run at VDD=1.1 V to allow filtering or LDO in supply rail to improve PSR

front end PSR without LDO supply



time domain picture

measured noise waveform added to VDD rail supplying FE circuit

sampled scope data for Enpirion "quiet" converter provided by Aachen

but x10 to (artificially) make it noisier

~ 80 mV pk-pk

1 fC normal signal completely swamped by noise

Ref: http://indico.cern.ch/getFile.py/access?contribId=24&sessionId=0&resId=0&materialId=slides&confId=47293

front end PSR with LDO supply



measured **x10** (80 mV pk-pk) noise waveform now added to LDO Vin

LDO loaded by single CBC frontend + 25 mA extra dummy load

1 fC signal at postamp O/P now appears

postamp O/P noise just visible

~ 125e pk-pk

analogue / digital domains



front end specifications

signal polarity:	both (electrons and holes)	
strip length and C:	2.5 - 5 cm => C in the range 3 – 6 pF	
coupling:	AC or DC	
DC leakage:	up to 1 uA	
overload recovery:	normal response within ~ 2.5 us after 4 pC signal	
charge collection time:	<10 ns (need timewalk spec to be met for this value	ie)
noise:	less than 1000e for sensor capacitance up to 5 \ensuremath{pF}	
leakage current noise:	500e for 1uA leakage (implications for pulse shape)
power:	~ 200 uW (for 5 pF)	
operating temp.:	< 0 in experiment (probably -20 -> -40) (will want to test at room temp.)	
power supply:	1.1 V (assumes front end supplied through LDO to	get supply noise rejection)
gain:	want > 50 mV / fC at comparator input (arbitrary choice but seems reasonable)	comp. I/P
timewalk:	< 16 ns for 1.25 fC and 10 fC signals with comp. thresh. set at 1 fC	1.25 fC
linear range:	previously unspecified, ~ 4 fC seems reasonable (only really need linearity in comp. thresh. range)	comp. O/P

— timewalk

____**>**

basic architectural choices

Preamp

NMOS I/P device

no noise penalty - 1/f corner low enough (simulation & published measurements) better connection to sensor for PSR (sensor bias decoupling and I/P FET source both at GND)

DC coupling to sensors possible

low Rpf (200k) absorbs DC leakage (1 μA -> 200 mV)
200k noise contribution only ~ 220e
Rpf//Cpf = 200k//100fF = 20 ns decay time constant of preamp => no pile-up and helps with overload recovery

Postamp

provides gain & risetime provides integrating time constant AC coupled to preamp blocks DC shift due to leakage (DC coupled sensors)

preamp schematic



simple linear cascode with separate power feed

allows to optimize cascode and I/P device currents independently

switchable resistor network depending on I/P signal polarity

effective resistance 200k in both cases

Cf.Rf time constant implements diff. component of overall pulse shaping – 20 nsec.

rel. low value => fast recovery to overload

input device choice



input device choice (1)

why NMOS preferred?



single-ended circuit most sensitive at input stage

for PMOS case, any noise on 1.2 V rail changes $\rm V_{GS}$ for input device

e.g. a voltage step of just 1 mV on 1.2 V rail results in spurious charge injection signal of 1 mV x $C_{SENS} \implies$ 1 fC per pF

could circumvent by taking PMOS source to ground and having negative supply – unconventional powering scheme



for NMOS case, source and $\rm C_{\rm SENS}$ coupled to GND so get some supply immunity without unconventional power supply

so NMOS preferred but conventional choice PMOS because 1/f corner historically high for NMOS

NMOS noise



Fig. 11. Noise voltage spectra of an NMOS with W/L = 1000/0.48 at different values of the drain current I_D ($V_{\rm DS} = 0.6$ V). The samples belong to the IBM 0.13 μ m process.

input device choice (2)



input device choice (3)



note: this choice a "power vs noise" compromise for $C_{SENS} > \sim$ few pF not well optimised for very low capacitance

$$\label{eq:constraint} \begin{array}{l} noise \propto [C_{SENSOR} + C_{FET}]/\sqrt{g_m} \\ risetime \propto [C_{SENSOR} + C_{FET}]/g_m \\ g_m \propto \sqrt{C_{OX}(W/L)I_{DS}} \quad S.I. \\ \propto I_{DS} \qquad W.I. \end{array}$$

schematic



PMOS current mirrors

PMOS current mirrors





want big L for small gds – particularly device B want low W/L for low gm – keep noise contribution small VDSAT ~ $(L.I_{DS} / W)^{0.5}$ so can't choose L/W too big can run low current in B – which has lower |VDS| higher current in A – higher |VDS| and still keep both devices in saturation

 $10\ /\ 1.5\ seems\ about\ right\ -\ no\ sig.\ advantage\ in\ different\ dimensions\ for\ the\ two\ mirrors$

schematic



source follower



sits in own (triple) well, so get gain close to 1

not a critical device - just has to drive ~ 1pF

I_{PSF} determined by slew-rate normal signal size ~ 4 fC produces pulse ~ 30 mV at preamp O/P require slew-rate ~ 10 x faster than overall pulse peaking time => 2 nsec => 15 V / μsec

for $C_{\text{LOAD}} \sim 1 pF$ => $I_{\text{PSF}} \sim 15 \; \mu A$

NMOS device (IDS=25µA)			
W	L	gm	
25 25 25 25 50	0.13 0.26 0.5 1.0	0.59 0.66 0.65 0.58 0.71	
50 15	0.5	0.71	

for ~ 2 ns time constant need s.f. gm ~ 0.5 mA/V

simulations show need ~ 25 μ A to get this (or thereabouts)

device dimensions not critical (W.I.)

25/0.5 seems about right

(circuit has been extensively simulated around this point)

schematic



choice of cascode dimensions



some loss of signal amplitude if use minimum length device \sim no dependence on device width (WI)

go for W=25u L=0.25u

preamp final dimensions



have justified dimensions for ~ all preamp transistors

will now proceed to simulated performance

treat electron and hole signal cases separately

but discuss adjustments required for temperature variation first

cascode bias vs temperature



if cascode gate voltage left unchanged with temperature

cascode bias vs temperature





reducing cascode gate voltage (npc) with increasing temperature solves problem

this adjustment implicit in all following simulations vs temperature

this is only adjustment required for whole front end circuit to allow for temperature variation

preamp feedback for electrons (n-in-p)



in quiescent state, no leakage, resistive negative feedback path maintains V_{IN} = V_{OUT}

= ~ 0.25V for NMOS I/P

for n-in-p (collecting electrons) I_{LEAK} flows out of amplifier neg. feedback adjusts V_{OUT} to maintain V_{IN} the same

 $\Delta V (+ve) = I_{LEAK} R_F$ (e.g. 1 µA x 200k = 200 mV)

positive movement of V_{OUT} easily accommodated in amp headroom

for p-in-n (collecting holes) I_{LEAK} flows into amplifier => V_{OUT} goes negative and quickly hits GND => need alternative scheme to create headroom to accommodate leakage current for p-in-n (previously proposed raising source of input device but now prefer to replace R_F by T network)





signal (at preamp O/P) from -2fC to 8fC in 1 fC steps all process corners

T = +40 degrees







signal (at preamp O/P) from -2fC to 8fC in 1 fC steps all process corners







collecting electrons, T= +40 ,0 & 1 uA leakage 60.0m all pulseshapes overlaid – DC component removed 40.0m € 20.0m 0.0 -20.0m -0.0 50n 1**0**0n 150n 2**00**n t(s)

signal (at preamp O/P) from -2fC to 8fC in 1 fC steps all process corners T = + 40 degrees

Effect of 20% Rf reduction to 160k





Effect of 20% Rf reduction to 160k



signal (at preamp O/P) from -2fC to 8fC in 1 fC steps all process corners

T = - 40 degrees





collecting electrons, T= +40 ,0 & 1 uA leakage

signal (at preamp O/P) from -2fC to 8fC in 1 fC steps all process corners T = + 40 degrees

29

夲

-ve

Effect of 20% Rf increase to 240k



Effect of 20% Rf increase to 240k



signal (at preamp O/P) from -2fC to 8fC in 1 fC steps all process corners









conclusions

preamp design for n-in-p looks pretty robust to extremes of:

leakage current: 0 & 1 μA temperature: -40 to +40 feedback resistor variation: +/- 20% all functional process corners:

but sensor choice for outer sLHC tracker now looks likely to be p-in-n

collecting holes rather than electrons

preamp feedback for p-in-n



T network of resistors in preamp feedback

in quiescent state, no leakage, resistive negative feedback path maintains $V_{\rm T}$ = $V_{\rm OUT}$

= $\sim 0.25V$ for NMOS I/P

=> V_{OUT} has to shift +ve to keep $V_T = V_{IN}$

=> by appropriate choice of resistor values can compensate for -ve shift produced by leakage

e.g. if
$$R_{F2} = 92k$$
, $R_{F1} = 60k$, $R_T = 115k$, then $V_T = V_{OUT}/2 = 0.25V$, and V_{OUT} (quiescent) = 0.45V

If $I_{I FAK} = 1 \ \mu A$ then V_{OUT} shifts to 0.25V to accommodate



preamp feedback for p-in-n



note that $V_{OUT}(DC)$ depends on $V_{IN}(DC)$ with a gain factor 1.8

 $(R_{F2}+R_T) / R_T$

(also in single resistor n-in-p case, but there the gain factor = only 1)

So need to take care of simulating all conditions that affect DC value of $\rm V_{\rm IN}$ including:

Temperature and process corners DC current in input device resistor process variations

the choice of actual resistor values was made (under simulation) by trying to maintain the effective noise resistance as high as possible, while ensuring satisfactory tolerance to process, temperature and operating point variations

to accommodate both polarities



need switches to select network for appropriate polarity

choice of resistor values

need $C_F.R_F = C_F.R_{TNETWORK}$

 $R_{\text{TNETWORK}} = R_{\text{F1}} + R_{\text{F2}} + R_{\text{F1}} \cdot R_{\text{F2}} / R_{\text{T}}$

so for $R_F = 200k$ want $R_{NETWORK} = 200k$

e.g. $R_{F1} = 60k$, $R_{F2} = 92k$ $R_{T} = 115k$

noise

T network gives increased noise

for resistor values above the effective noise resistance is 111k [60k + (92k//115k)]

=> 1.34 x noise contribution of 200k

(but still small compared with amplifier noise)




signal (preamp O/P) from 2fC to -8fC in 1 fC steps all process corners

+ve

37

T = - 40 degrees

note: this (and following) simulations for 6 pF mid-range sensor capacitance and IDS = 130 μ A





signal (preamp O/P) from 2fC to -8fC in 1 fC steps all process corners

T = - 20 degrees







signal (preamp O/P) from 2fC to -8fC in 1 fC steps all process corners

T = 0 degrees





+ve



41

字 +ve

tolerable I_{LEAK} for FF corner reduced to 850nA for T=+20





43

¥

+ve

tolerable I_{LEAK} for FF corner reduced to 700nA for T=+20 & 850nA for FS corner

for IDS = 130 μ A the tolerable DC leakage current is reduced for 2 of the process corners but no reductions are necessary for temperatures below zero



repeat all variety of simulations previously shown for n-in-p

use values appropriate for 2 pF (IDS=65 $\mu A)$ and 10 pF (IDS=195 $\mu A)$ (relative to nominal 130 μA @ 6 pF)

and extremes of temperature (-40, +40) and Rf (-20%, +20%)

all 3 resistors in T network reduced or increased by 20% at same time

always 0 and 1 uA and all process corners

leave out the DC picture for brevity







conclusions

preamp design for p-in-n not quite as robust as n-in-p:

maximum spec. leakage current value cannot be tolerated under all conditions **but** can be at low operating temperature

T resistor network simple to implement (and preferable to previous off-chip resistor solution)

small extra noise contribution negligible (will show later)

typical preamp input impedance



~ 450 Ω up to ~ 10⁶ Hz

200k / OL preamp gain (~440)

higher frequency behaviour due to interplay of OL gain roll-off and effect of Cf

preamp conclusions



performance extensively simulated for wide range of operating conditions

appears robust and meets specs at target operating conditions (with a few minor provisions for higher temps)

postamp



postamp compensation



OL gain and phase vs. Ccomp

want gain of ~12 from postamp so need > 60° phase margin at ~ 20 dB for stability

plots show stable for gain > 20 dB with Ccomp > 50fF

choose Ccomp = 100 fF for greater margin

postamp compensation



transient closed loop (G = 12.5) step response vs. Ccomp shows expected behaviour

well-behaved for Ccomp = 100fF

postamp tuning



can use diff. pair tail current to tune frequency response

10 - 30 uA gives rise time constant 8 – 20 us

postamp tuning



can use diff. pair tail current to achieve some pulse shape tuning

20 uA gives overall (preamp+postamp) peaking time of 20 nsec

choose this for nominal value

postamp pulse shape (holes)



57

postamp pulse shape (electrons)



postamp pulse shape (electrons)



59

postamp pulse shape (electrons)



60

postamp feedback





similar for both polarities, but some important differences in how the mirroring works

Vpafb derived from current into drain-source coupled device gives process independence



postamp feedback



62

postamp feedback







e.g. for electrons get negative going pulse at postamp output v.high resistance for $V_D < 0.6$

postamp feedback – how to bias





want $I_M \sim 10$ to few 10's nA bias circuit shown compensates well for temperature and process Ifpa range 0 -> 25.5 uA, 8 bit precision

postamp feedback – for electrons







Effect of Ifpa

Ifpa = 0.25uA, 2.5uA and 25uA, T = -40 & +40preamp Cin = 6 pF, all process corners signal injected = $2 \rightarrow 8$ fC (2 fC steps)

increasing Ifpa gives noticeable overshoot

expect to operate with Ifpa small, but ability to run with higher current (=> lower feedback R) allows to compensate for "unexpected effects"

overload recovery – for electrons



overload recovery – for electrons



postamp feedback – for holes







Effect of Ifpa

Ifpa = 0.25uA, 2.5uA and 25uA, T = - 40 & +40 preamp Cin = 6 pF, all process corners signal injected = $2 \rightarrow 8$ fC (2 fC steps)

similar effects to electrons case

overload recovery – for holes



overload recovery – for holes



Postamp O/P level shift



Lawrence's idea for trimming comparator threshold => don't trim comp. threshold but trim DC level at postamp output 5 bit trim gives 5 mV res'n I am thinking that now we perhaps should have more - is 6 bits possible?

Ipaos1 produces DC shift across 16k (up to 10 uA -> 160 mV)

Tune Ipaos1 for desired trim value, but keep Ipaos1 + Ipaos2 constant

= total required current in Postamp O/P device = 10 uA

Postamp O/P level shift


Postamp O/P level shift



comparator



Lawrence's design modified

all devices now normal (low VT PMOS doesn't seem necessary) current mirror NMOS enclosed nominal supply current 14 uA (17 uW from 1.2 V)

DC coupled to postamp output – Vth global (all channels)

postamp output DC offset implements individual channel trim

last inverter implements analogue -> digital supply rail transition

comparator timewalk specification

dependence of comparator fire time on signal size must be less than 1 BX (Atlas spec.)

 \leq 16 ns time difference between comparator output edges for input signals of 1.25 fC and 10 fC, for a threshold setting of 1 fC

probably a good starting point

should keep under review if other threshold settings are considered (spec. defined for 300 μ m sensors)



Comparator Input 0.7 0.6 1 fC pulse 0.5 to set threshold € 0.4 0.3 1.25 and 10 fC pulses 0.2 0.1 0.0 0.0 200n 400n 600n 800n 1u t(s) timewalk **Comparator Output** 0.75 (N) 0.0 600n 610n 620n 630n 640n 650n 660n 670n 680n 690n t(s)

76

thresh. adjusted for each process corner (small differences).

all process

corners

simulated

comparator timewalk simulations



these pictures for \sim 1ns charge injection time => bare electronics impulse response only

comparator timewalk simulations



these pictures for 10ns charge injection time => spec. for sensor charge collection



comparator conclusions



seems robust to process and temperature variations

timewalk within spec.





Ι

-40

-20

0

+20

+40







Ι

-40

-20

0

+20

+40

noise performance - holes

effect of +/- 20 % feedback resistor

upper family of curves for R – 20% (all process corners)

lower family for R+20%

still within noise spec.





5 % occupancy



5 % occupancy



5 % occupancy



THE END





31 backend pads



88

CBC floorplan





CBC floorplan

####