











HEP, IMPERIAL COLLEGE, LONDON	
BOARD TITLE: TFBV3_08	ENGINEER: M.R
VERSION: 1.6	DRAWN BY:
SHEET TITLE: TOP	CHECKED BY:
SHEET: TOP	DATE: 25.02.08















*Crossed wires
To be sorted in fpga firmware
Checked with Matt 16/11/06





HEP. IMPERIAL COLLEGE. LONDON	
BOARD TITLE: TFBV3_08	ENGINEER: M.R.
VERSION: 1.6	DRAWN BY:
SHEET TITLE: FPGA_GND_POWER_CONF	CHECKED BY:
SHEET: 5	DATE: 25.02.08






HEP, IMPERIAL COLLEGE, LONDON			
BOARD TITLE: TFBV3_08		ENGINEER:	
VERSION: 1.6		DRAWN BY:	
SHEET TITLE:		CHECKED BY:	
LEFT_TRIP_T_CHA			
SHEET:		DATE:	
1A		25.02.08	

LEFT_HVTRIM_CHA




HEP, IMPERIAL COLLEGE, LONDON	
BOARD TITLE: TFBV3_08	ENGINEER:
VERSION: 1.6	DRAWN BY:
SHEET TITLE: HVTRIM_CHA	CHECKED BY:
SHEET: 1C	DATE: 25.02.08

LEFT_HVTRIM_CHD



HEP. IMPERIAL COLLEGE. LONDON	
BOARD TITLE: TFBV3_08 VERSION: 1.6 SHEET TITLE: HVTRIM_CHD	ENGINEER: DRAWN BY: CHECKED BY:
SHEET: 1D	DATE: 25.02.08

LEFT_TRIPT_CHD



CHD_PRE_RESET
CHD_PRE2_RESET
CHD_DIG_RESET_B
CHD_DIG_EN_U
CHD_DIG_EN_L

PRE_RESET
PRE2_RESET
DIG_RESET_B
DIG_EN_U
DIG_EN_L

CHD_PPG
CHD_MOVE_DATA
CHD_PLN_RESET
CHD_PLN_CLK
CHD_PRT

SKIP_B
MOVE_DATA
PLN_CLK

CHD_PPG_CLK
CHD_PPG_OUT
CHD_PPG_IN
CHD_PPG_RESET

PRG_CLK
PRG_IN
PRG_RESET
PRG_CTRL


to pin 34

TRIPT CAPS

+2.5V
+2.5V
AGND

HEP, IMPERIAL COLLEGE, LONDON	
BOARD TITLE: TFBV3_08	ENGINEER:
VERSION: 1.6	DRAWN BY:
SHEET TITLE: LEFT_TRIPT_CHD	CHECKED BY:
SHEET: 1B	DATE: 25.02.08

LEFT ADC_CHA+CHD



HEP, IMPERIAL COLLEGE, LONDON

BOARD TITLE: TFBV3_08
VERSION: 1.6
SHEET TITLE:
ADC_CHA+CHD


ENGINEER:
DRAWN BY:
CHECKED BY:

SHEET:

1E


DATE: 25.02.08

RIGHT ADC_CHB+CHC



D+3.3V D+3.3V
A+5V A+5V
AGND AGND

HEP, IMPERIAL COLLEGE, LONDON	
BOARD TITLE: TFBV3_08	ENGINEER:
VERSION: 1.6	DRAWN BY:
SHEET TITLE: ADC_CHB+CHC	CHECKED BY:
SHEET: 2E	DATE: 25.02.08



CHC_PRE_RESET PRE_RESET
CHC_PRE2_AB_RESET PRE2_AB_RESET
CHC_DIG_RESET_B DIG_RESET_B
CHC_DIG_EN_U DIG_EN_U
CHC_DIG_EN_L DIG_EN_L

TRIP1_DOUT_C0
TRIP1_DOUT_C1
TRIP1_DOUT_C2
TRIP1_DOUT_C3
TRIP1_DOUT_C4
TRIP1_DOUT_C5
TRIP1_DOUT_C6
TRIP1_DOUT_C7
TRIP1_DOUT_C8
TRIP1_DOUT_C9
TRIP1_DOUT_C10
TRIP1_DOUT_C11
TRIP1_DOUT_C12
TRIP1_DOUT_C13
TRIP1_DOUT_C14
TRIP1_DOUT_C15

CHC_PRR SKIP_B PR2
CHC_SKIPB MOVE_DATA
CHC_MOVE_DATA PR1
CHC_PLN_CLK PLN_RESET
CHC_PRT PLN_CLK

CHC_OUTA_P CHC_OUTA_P


CHC_PRR_CLK PRG_CLK
CHC_PRR_IN PRG_IN
CHC_PRR_CTRL PRG_CTRL
CHC_PRR_RESET PRG_RESET

TRIP1 CAPS
C.C.110 0.1uF 0402
C.C.111 0.1uF 0402
C.C.112 0.1uF 0402
C.C.113 0.1uF 0402
C.C.114 0.1uF 0402
C.C.115 0.1uF 0402
C.C.116 0.1uF 0402
C.C.117 0.1uF 0402
C.C.118 0.1uF 0402
C.C.119 0.1uF 0402


D+2.5V D+2.5V
A+2.5V A+2.5V
AGND AGND

HEP. IMPERIAL COLLEGE. LONDON			
BOARD TITLE: TFBV3_08		ENGINEER:	
VERSION: 1.6		DRAWN BY:	
SHEET TITLE: RIGHT_TRIPT_CHC		CHECKED BY:	
SHEET: 2A		DATE: 25.02.08	

RIGHT_HVTRIM_CHC




HEP, IMPERIAL COLLEGE, LONDON	
BOARD TITLE: TFBV3_08	ENGINEER:
VERSION: 1.6	DRAWN BY:
SHEET TITLE: HVTRIM_CHC	CHECKED BY:
SHEET: 2D	DATE: 25.02.08



A+5V
AGND

HEP, IMPERIAL COLLEGE, LONDON	
BOARD TITLE: TFBV3_08	ENGINEER:
VERSION: 1.6	DRAWN BY:
SHEET TITLE: HVTRIM_CHB	CHECKED BY:
SHEET: 2C	DATE: 25.02.08

RIGHT_TRIPT_CHB



HEP, IMPERIAL COLLEGE, LONDON			
BOARD TITLE: TFBV3_08		ENGINEER:	
VERSION: 1.6		DRAWN BY:	
SHEET TITLE: RIGHT_TRIPT_CHB		CHECKED BY:	
SHEET: 2B		DATE: 25.02.08	

