




I2C circuitry within XY plane enclosure




I²C buffer




I2C opto-isolate



note: pull-up resistor values
and 220pF/820pF capacitors
should be regarded as
"select-on-test" values.




PCF8574A



Note: I²C address here $6\phi111\phi\phi\phi$ because PCF8574A.
 (need to make sure PCF8574 I²C address in hw different from this one)


RST level shift



above circuit $\times 2$ (1 for each APV readout hybrid)

10μF included to keep RST line quiet in steady state
130Ω limits current.



long delay




notes

- 1) Use as many delays as are necessary for the number of I^2C busses you want to switch (6 inverters/package)
- 2) RC time constant of 100 msec is very long (could be shorter)

I2C switch



+5 to +2.5 level translate



Pull-up resistor values very high because other pull-up resistors exist external to this circuit. Also the I²C is run very slow (10 kHz).

Note: I had to remove the pull-up resistors on the AOH hybrid because the series resistance of the BSN20 meant that the I²C lines were not being pulled low enough. So that leaves only the 47k pull-up on the 2.5V side - but that is OK because the bus runs so slow.
(A better solution for the level shift might be the PCA9306 chip)