



## I2C circuitry within XY plane enclosure



## I2C buffer








Note: I'C address here bø111ø\$\$ because PCF8574A.

(need to make sure PCF8574 I'C address in hus different from this one)

RST level shift



above circuit ×2 (1 for each APV readout hybrid)


10 pt included to keep RST line quiet in steady state 13052 linits ourcut.


long delay

RC = 100 Msec


notes

- 1) Use as many delays as are necessary for the number of I2C busses you want to switch (6 inveter/package)
- 2) RC time constant of 100 msec is very long (could be shorter)





## +5 to +2.5 level translate



Pull-up resister values very high because other pull-up resisters exist external to this circuit. Also the I'C is then very slow (10 KHZ).

Note: I had to remove the pull-up resistors on the AOH Note: I had to remove the pull-up resistors on the BSN20 meant that hybrid because the series resistance of the BSN20 meant that the I'C lines were not being pulled low enough. So that the I'C lines were not being pulled low enough. So that leaves only the 47K pull-up of the 2.5 V side - but that is ok because the bus runs so slow.

(A better solution for the level shift night be the PCA 9306 chip)