2S-Pt module systems meeting, CERN, 22nd March, 2012.

CBC status and plans

M.Raymond

1

CBC prototype status

no new test results

concentrating now on CBC2 related work

things left to do

radiation tests still outstanding

ionising - would still hope to pursue

single event - leave to CBC2 version?

future for this chip?

we have ~ 600 die (untested) with workarounds they are perfectly usable the only wire-bond version of this archtecture that will exist

can use (this year) to begin devlopment of wafer probe test confirm with CBC2 when available



CBC2

bug fixes

solutions now converged on:

VPAFB: control voltage to postamplifier feedback needs external decoupling on present version to achieve stability can buffer voltage to each channel using source follower (minimal extra power)

VCTH: global comparator threshold not enough drive to overcome external hysteresis operating in parallel in present version can modify existing comparator to use internal hysteresis => no load on VCTH

BGO/BGI: bandgap needs decoupling on present chip RC filter on chip: 1 M Ω x 100pF should work well

have left details in backup slides

interim design review at RAL this week



detailed examination of current state of design and layout

Davide Braga, Peter Murray Mark Prydderch Lawrence Jones

a number of issues identified, and actions required - nothing serious

~ on schedule for submission end May

CBC2 architecture and pad definitions

summary of last time + update

I2C

"standard" I2C protocol, CBC always slave SDA O/P device sized to drive 30 pF with 3.3k pullup, up to 1 MHz operation > 8 bit address space, so auxiliary address register implemented

Enclose layout transistors

we keep them in the analog front-end (XFEL uses them a lot), Mark P. to modify the LVS rules.

Input descrambler has been dropped: now the pin assignment is fixed (agreed with Georges)

160 MHz diff. input and outputs will be implemented one 160 MHz differential output and one 160 MHz single-ended output

We will use 4 parallel single-ended trigger lines:

bit0 = trigger, bit1 = fast reset (previously reset101), bit2 = test pulse trigger, bit3 = I2C refresh (introduced since last time)

Offset and correlation logic: 2 offset values per chip - up to \pm 3 channels. Window width up to \pm 8 centred on offset channel

CBC2 architecture



blocks associated with Pt stub generation

channel mask: block noisy channels (but not from pipeline)
cluster width discrimination: exclude wide clusters
offset correction and correlation: correct for phi offset across module and correlate between layers
stub shift register: test feature - shift out result of correlation operation at 40 MHz
fast OR at comp. O/P and correlation O/P: - can select either to transmit off-chip
for normal operation choose correlation O/P





43 rows x 19 columns

last column of PADs on the right are probe-able (or wire bondable) not C4 not routed on hybrid

Except for 160M diff pads all the other signals have 2 or more pads shorted together

lines and arrows show direction of power flow (GND not shown)

DC-DC 1.2 not connected to VDDD or VLDOI on-chip

VLDOO (LDO output) not connected to VDDA on-chip either

(maximise possible effectiveness of parasitic off-chip filtering)

analog mux out gives access to bias generator signals

9



the future?

need 8 single-ended 160 Mbps lines for trigger stub info

should be ok - all circled lines can go to free up ~10 pads

some pad issues

1) is it ok to have the whole of one edge of the chip not C4?

Kostas will check with IBM if they see any problem

2) from Georges

Endicott would prefer pad opening on substrate to be same size as pad on CBC (assumed 125 um)

substrate metallisation preferred 40 um larger than pad opening => 165 um

allows for registration mismatch

but not enough clearance to get track between 165 um pads on substrate

need 32 space + 28 track + 32 space = 92 um

not yet clear what solution is here



production plans

Joint CMS XFEL LPD Wafer Submission Plan

- Planned Submission Date: end May
- Wafer Share:
 - 6 Wafers for CMS with C4 finish
 - 1 Wafer for Wafer Probe set up
 - 1 Wafer for single chip modules
 - 3 for the multi-chip substrates (assuming 8 chips/substrate & only 80 KGD/wafer gives10 substrates per wafer allowing 15 full SS-Pt modules from 3 wafers)
 - 1 Wafer contingency
 - 6 Wafers for XFEL LPD with normal finish
- NRE cost split based on die area:
 - XFEL2 65.4%
 - CBC2 34.6%
 - C4 charge to be paid by CBC

Mark Prydderch

Plan for CBC test & Modules Mark Prydderch

(+ additional comments from me)

Wire bond versions of the CBC2 can be made available from the XFEL wafer dicing. Could be used to test the chip and make a GO/NO GO decision for the C4 finished wafers. (will incur some delay - is it worth it?)

propose to make simple wirebond single chip test board (for CBC2) can also use to decide whether to proceed to next step (single(dual) chip module)

- 2) 1 C4 finished wafer will be used (untested) to assemble single chip modules for evaluating the chip, bonding and module.
- 3) In parallel 1 C4 finished wafer will be used to trial Wafer Probing

can use single chip test board from step 1) to develop test - don't have to go straight to wafer

 Following these trials 3 C4 finished wafers will be probe tested to establish known good die before assembly onto multi-chip substrates.

had thought probe-testing would be carried out by assembly company - but can we afford? if not - can we do it ourselves? need high level of cleanliness - some options are: create (re-create) or find clean room at IC - class 100 seems feasible (good enough?) find clean-room facility somewhere else - RAL? CERN? (should consult assembly company about this)

Die Arrangement



Example Wafer Map



~149 viable sites

~143 viable XFEL2 Chips

~145 viable CBC2 Chips

A different arrangement of die or site map might improve the number of viable chips, but not significantly.

Mark Prydderch

16

testing ideas



2 chip substrate offers a couple of advantages



don't have to bother with top/ bottom connectors - single interchip interface proves functionality (also more realistically)

can investigate effects at chip boundaries (1 sensor bonded to 2 chips)

why not fix I2C addresses? (10101 and 01010)

testing thoughts

CBC + sensor prototype used simple pcb to provide identical functionality to that proposed here

can do something similar for CBC2

note: transition board included to allow long cable between interface board and front end - a useful feature



+5V I2C 🔶

LVDS levels DCDC clock 40 MHz clock trigger ← data out +/- 5 V sensor bias



+3.3, +2.5, +1.2 V regulators

planning - short and longer term









UK CBC development plan



- new CMS-UK upgrade proposal, for period mid 2013 onwards, currently under development
- to bring CBC development to production readiness 4 years seems appropriate matches with schedule on previous slides - module production starts 2nd half 2017
- CBC design and manufacture periods ~ match module prototyping schedules
- 1.5 years microelectronics design effort could be available beginning mid 2014 useful? (concentrator? (not unless final SS-Pt prototype delayed), PS system?...)

extra

Process Layer Options Used

Common:

- Metal stack: 3-2-3 DM
- 3.3V I/O PFET, 3.3V I/O NFET, Regular vt NFET, Regular vt PFET, OP N DIFF, OP PPOLY, RPres, single MiMs, dual MiMs, 3.3V DG devices, Vertical Natural Capacitor, No Dense SRAM, ESD devices, Standard IBM crack stops

• CBC specific:

- Thin PI Triple Well NFET
- C4 bond pads.

• XFEL specific:

Zero-Vt NFET Thick-oxide, Thick PI Triple Well NFET.

VPAFB postamp feedback - current situation



VPAFB - proposed solution



~ 5 uW / channel extra power











Vplus = 0.5 **Vpafb = 0.25** all corners, +/- 40 deg.

comparator







32









but well-controlled

(debatable whether we need it at all but conservative to leave it in)



BGO/BGI bug fix





LDO included to provide clean, regulated rail to analog FE

~ 1.2 Vin, 1.1 Vout

uses CERN bandgap as Vref (0.6 V)

bandgap output (BGO) and input to LDO (BGI) taken to pads to allow to measure and/or over-ride

problem

bandgap powered by LDO I/P which can be noisy noise feeds through to BGO

LDO - AC performance

LDO O/P measured for 100 mV p-p sinewave ripple on 1.25 V DC LDO I/P

PSRR = 20.log[(LDO O/P)/(LDO I/P)]

measurement has some agreement with simulation quite good rejection up to ~ 10 MHz

with bandgap decoupled get v.good rejection at low frequencies (signals at limit of measurability)

=> need to filter BandGap output voltage fed to LDO





passive RC filter - 1M x 100pF

LDO output dependence on simulated bandgap output frequency

