## dual CBC2 hybrid & module testing

CMS Tk phase II electronics meeting – April 16<sup>th</sup>, 2013

# dual-CBC2 substrate interface board



3 now populated 2 at Imperial 1 at Bristol for tests with FMC

20 pcbs available



power connector Farnell 180-1477

# what are the jumpers for?

can use if want to monitor power drawn by each chip on the substrate

recommended user's configuration

VDDD jumpers present VDDA jumpers NOT present

CBCs powered from 1.2 VDDD (analogue also from VDDD via LDOs)

other two headers included to allow to monitor analogue MUX O/Ps



### first five substrates acceptance test plans at IC

#### hardware

prototype test system: VME based VI2C module custom digital interface to capture CBC2 outputs NI VME interface to Windows PC running LabVIEW

#### tests

response to control signals: fast and slow test pulse response, all channels trigger output and triggered output frames DC-DC circuits and LDOs operational, power consumption s-curves, offsets tuning, gain

software to perform these measurements already developed for the wire-bond substrate tests

#### how long will this take?

if no problems, maybe a week or two? note: this is for acceptance tests on bare substrates looking to confirm basic functionality and performance as for wire-bond substrate tests not looking to study subtle effects

### first five substrates - what happens next?

if majority/all are working

some to be returned to CERN (would like to keep at least one at Imperial)

CERN to begin construction of "mini" pT modules using Infineon sensors

can launch assembly of remaining substrates with Endicott

if low yield

. . . . .

## first and/or later substrates - further tests at Imperial

can construct "electrical" pT module

will have to work out how to do it

double-sided bonding may be difficult

will use prototype test system initially



if successful, can make more of these assemblies if useful to others

#### first and/or later substrates - tests with FMC



can start with hybrid only (sensor not required)

need initial software to:

program I2C registers tune channel offsets - example algorithm on next slide

later on:

receive triggers generated by CBCs (can use on-chip test pulse) responding with readout triggers and data acquisition

#### offsets tuning algorithm example

repeat this procedure for all 8 test groups

32 channels / test group

set up initial conditions test pulse group, timing, amplitude set channel offsets MSB only

1) acquire S-curves for each channel in test group S-curve mid-points > target value? yes: reset MSB, set MSB-1 no: set MSB-1

2) acquire S-curves for each channel in test group S-curve mid-points > target value? yes: reset MSB-1, set MSB-2 no: set MSB-2

3) acquire S-curves for each channel in test group S-curve mid-points > target value? yes: reset MSB-2, set MSB-3 no: set MSB-3

8) acquire S-curves for each channel in test group S-curve mid-points > target value? yes: reset LSB

# mini pT modules plans

lab tests

can verify many aspects of performance using electrical tests

could be useful to have single sensor layer versions? (studies with source)



complete double layer assemblies

not clear how to get at performance without beam

might learn something with light pulse system from above and below?

should aim for beam test at early opportunity

could aim for a telescope constructed from mini-pT modules

would give a focus for collaborative effort to develop complete readout and DAQ system

hardware, firmware, software, mechanics and cooling

not a small task....

### extra

# CBC2 powering scheme on 2-chip substrate



#### first result



# S-curves and tuning



254 offset values after tuning

