

8CBC2flex test results update

results from screening 2 bump-bonded hybrids
1 underfilled, 1 not

main objective to verify functionality - looking for anything that might
indicate failure of bump-bonding process



repeat of tracker week talk + few extra slides

systems meeting, 3rd June 2014

hybrid test setup


VME based DAQ

digital pattern generator
I2C interface
digital CBC frame capture



LabVIEW based DAQ software
easy to manipulate data
flexibility to display in different ways
to investigate unforeseen behaviour


chip numbering (for reference)



chip ID	I2C address (hex)
A0	0x41
B0	0x42
A1	0x43
B1	0x44
A2	0x45
B2	0x46
A3	0x47
B3	0x48

chips identified as pairs A/B, like 2CBC2 hybrid


CBC channel number mapping (for reference)



CBC **even** numbered channels connect to wirebond pads on **top** surface of hybrid (same surface as chips)

CBC **odd** channels come from **bottom** surface
=> longer tracking distance from wirebond pad to CBC input

input channel connectivity testing



goal is to verify all channels connected via bump to wire-bond pad array

important given experience with 2CBC2 hybrids

inject charge using on-chip test pulse

=> look at output data frame => verify channel is working

place grounded probe needle on wire-bond pad


if connection good then input FET turned off and output signal disappears

repeat for all 2032 channels on hybrid!

input channel connectivity testing

results

all channels on
both hybrids
alive and
connected to
wire- bond pads
arrays



measured power parameters

all chips powered from digital 1.2V VDDD rail

analogue powered via LDO
 1.2 V VDDD in / 1.1 V VDDA out
 current measured in VDDD rail

if clock chip but set all analogue bias values to zero
 baseline current ~ 6mA / chip (~ 50mA total)
 (digital + quiescent analogue)

now program analogue biases to nominal values

IPRE1 = 35 (suitable for no external capacitance)
 IPRE1 = 240 (appropriate for 5 cm strips)

nominal
 I2C bias values


IPRE1*	35/240
IPRE2	20
IPSF	45
IPA	30
IPAOS	45
VPAFB	0
ICOMP	30
VPC	74
VPLUS	100

current ~ 34 mA / chip for IPRE1=35
 ~ 70 mA/ chip for IPRE1=240

no surprises and no problems
 only ~10 mV droop in VDDD
 across hybrid for IPRE1=240

(*IPRE1 needs to be chosen appropriately,
 depending on sensor capacitance)

hybrid current vs. # of chips biased



S-curves

s-curves: all channels for 1 chip, different test pulse amplitudes


individual channel comparator offsets
tuned (electrons mode) using
recommended procedure

(see Kirika's talk)

=> pedestal s-curves mid-points at
 $V_{CTH} = 120$

s-curves taken using internal test pulse
gives approximate gain measurement

test pulse amplitude [I2C units] $\sim 12 / fC$
 $\sim 2.5 \text{ mV} / V_{CTH} \text{ I2C unit}$
=> gain $\sim 45 \text{ mV} / fC$




raw s-curve data shows effects of comparator threshold non-linearities

particularly obvious for test pulse amplitude 6 in this example

plan to improve V_{CTH} linearity in next version of chip

s-curves raw data: all chips





noise

noise obtained from erfc fit to raw s-curve data


interesting to sort into channels corresponding to top and bottom wire-bond pad arrays

s-curves raw data




slightly higher noise observed for channels on bottom surface of hybrid

histogram



pedestal noise: all chips

— bottom channels
— top channels



noise consistently higher for channels connected to wirebond pads though longer tracks

big chip to chip variations due to VCTH non-linearity

s-curves span only a few VCTH units so very sensitive to differential non-linearity


e.g. A1, A2, and A3 pedestal s-curves sit on a significant VCTH discontinuity (see slide 9)

noise [rms VCTH units]

noise dependence on VCTH non-linearity


chip A0

raw s-curve data




pedestal
TP 6
TP12
TP18
TP24


VCTH non-linearity causes noise dependence
on test pulse amplitude




noise dependence on VCTH non-linearity



some extra observations on VCTH



wafer test results




wafer test measurements show large spread in VCTH and VPLUS vs I2C setting, chip-to-chip

also significant difference between VPLUS and VCTH on same chip

=> not possible to compare one chip's noise vs another (noise measured in rms VCTH units) with great accuracy

mV / I2C unit varies between ~ 2.1 - 2.7

some extra observations on VCTH (2)



diff. non-linearity \gg 1 I2C unit

summary

2 8BCB2flex hybrids tested: 1 underfilled, 1 not

no functionality problems found, 100% channels working

100% connectivity verified between chip inputs and wire-bond pads