


CBC3 specifications update

update on 29th July presentation

Mark Raymond / Mark Prydderch
systems meeting 30th September, 2014.

CBC3 front end specs summary

item	spec.
sensor	n-on-p, AC coupled strip length 5 - 8 cm (8 - 12 pF)
VDDA	> 1V via LDO from VDDD (VDDD= 1.2+/-10%)
pulse shape	~20ns peaking return to baseline within 50ns some overshoot acceptable
input device current	up to 500uA
noise	(noise/power/pulse shape trade-off)



comparator + hit detect

comparator discriminates postamp output pulse


CBC2 hit detect cct functionality to provide high output for only one BX

leads to deadtime if postamp output pulse longer than 50nsec


CBC3 pulse shape will be shorter so hit detect redundant

but hip signal will keep comparator output high for long time so need additional circuit to detect this and inhibit output to trigger logic

=> detailed functionality still needs some thought



CBC3 architecture



252 channels, 512 deep pipeline (12.8 us), extra chan. mask before pipeline, stub assembly and transmission, all differential I/O, 1 MHz trigger rate capable,

CBC3 bend codes - proposed last time

+/- 7 strips around centre strip (centre strip of window)


window may be offset

4 domains / chip, +/- 3 strips, 1/2 strip resolution

3 unused bend codes (00000, 11111, 01111)

MSB sign bit (centre assigned +ve sign)

only one stub produced per window (highest pT one)



cluster centre	bend code	
- 7	01110	lower CBC channel numbers
- 6½	01101	
- 6	01100	
- 5½	01011	
- 5	01010	
- 4½	01001	
- 4	01000	
- 3½	00111	
- 3	00110	
- 2½	00101	
- 2	00100	
- 1½	00011	
- 1	00010	
- ½	00001	
centre	10000	
+ ½	10001	higher CBC channel numbers
+ 1	10010	
+ 1½	10011	
+ 2	10100	
+ 2½	10101	
+ 3	10110	
+ 3½	10111	
+ 4	11000	
+ 4½	11001	
+ 5	11010	
+ 5½	11011	
+ 6	11100	
+ 6½	11101	
+ 7	11110	

ch.1
strips inputs edge
CBC
face
down
(bump
bonds
under-
neath)

ch.252

MPA bend codes - slide from Davide C.

+/- 4 strips around centre strip


centre strip = centre strip of window

window may be offset

2 domains / chip, +/- 3 strips, 1/2 strip resolution

A lot of code unused – it is really necessary +/- 4 strips?

Negative bend code → *Two's complement*



cluster centre	bend code	lower MPA channel numbers
- 4	11000	↑ ch.1
- 3½	11001	
- 3	11010	
- 2½	11011	
- 2	11100	
- 1½	11101	
- 1	11110	
- ½	11111	
centre	00000	
+ ½	00001	↓ ch.120
+1	00010	
+1½	00011	
+2	00100	
+2½	00101	
+3	00110	
+3½	00111	
+4	01000	
		higher MPA channel numbers

comparison

CBC3

CBC3 alternative suggestion from Mark Prydderch

- 7	01110		11110
- 6½	01101		11101
- 6	01100		11100
- 5½	01011		11011
- 5	01010		11010
- 4½	01001		11001
- 4	01000	11000	11000
- 3½	00111	11001	10111
- 3	00110	11010	10110
- 2½	00101	11011	10101
- 2	00100	11100	10100
- 1½	00011	11101	10011
- 1	00010	11110	10010
- ½	00001	11111	10001
centre	10000	00000	00000
+ ½	10001	00001	00001
+1	10010	00010	00010
+1½	10011	00011	00011
+2	10100	00100	00100
+2½	10101	00101	00101
+3	10110	00110	00110
+3½	10111	00111	00111
+4	11000	01000	01000
+4½	11001		01001
+5	11010		01010
+5½	11011		01011
+6	11100		01100
+6½	11101		01101
+7	11110		01110

MPA

symmetrical without the sign bit
so any arithmetic to prioritise the
least bent stubs could discard
the sign bit and operate on just
the 4 LSB

CBC3 trigger output data format

6 differential pairs @ 320 Mbps

S1	S2	S3	B1	B2	R
S1	S2	S3	B1	B2	R
S1	S2	S3	B1	B3	R
S1	S2	S3	B1	B3	R
S1	S2	S3	B1	B3	R
S1	S2	S3	B2	B3	R
S1	S2	S3	B2	B3	R
S1	S2	S3	B2	sync	R

25 ns

S = cluster $\frac{1}{2}$ strip address
B = bend info
R = triggered readout data
(remains unsparified)


trigger data format - how flexible can we be?

sync bit

CBC3 readout data format


trigger rate capability to 1 MHz

L1 counter in every chip



total frame length = 274 bits = 856.25 ns

=> existing buffer length 32 sufficient
for v. low inefficiency at 1 MHz



interfaces

slow

I2C, up to 1 MHz operation
have a broadcast address all 1's

exists on CBC2



CBC address = b10xxxxx, => global address b1111111, all chips respond

fast

320 MHz SLVS differential clock input
40 MHz SLVS differential clock input
6 x 320 Mbps stub and readout data lines

320 Mbps differential control line

not decoded so 8 commands possible

commands are

- fast reset

- trigger

- test pulse trigger


- reset L1 counter

- (I2C refresh no longer)

CBC3 miscellaneous

biases

modify VCTH to be monotonic and 1 mV resolution (10 bit)
make sure offset tuning non-monotonicity not a problem



powering

single supply @ 1.2V +/- 10%

keep the same pad pitch and layout as CBC2

assumes other viable manufacturers can be found

reduce to 252 channels

helps with strips wire-bond pad pattern layout

automatic I2C refresh (detect 1 out of 3 bits upset and restore to majority)

need to review following SEU results

need to run at 40 MHz (as well as 320)

can't wafer probe at 320 MHz

include prompt cell

is this necessary now?

counters for events

hips, SEU's, ...

extra

CBC3 power consumption

start from existing CBC2 - all value in uW/channel

analogue

input device: $21 \times C_{\text{sensor}}$ ($\Rightarrow 170$ for 8 pF)

other analogue (amplifier, comparator): 130

digital: 50

**CBC3 for 5cm strips
target 450 uW / chan**

so for 5 cm sensor, $\sim 8\text{pF}$, get **$\sim 350 \text{ uW/chan.}$**

CBC2 for 8cm sensor, same noise as CBC2 for 5 cm sensor

analogue

input device: $(8/5)^2 \times 170 = 435$ (assume want same noise performance)

other analogue: 130

CBC2 digital: 50

so for 8 cm sensor, same noise performance as CBC2, estimate **$\sim 615 \text{ uW/channel}$**

CBC3

need to add extra digital power for extra digital functionality

stub and bend info assembly, 1 MHz triggering, longer pipeline, ...

hard to estimate - may not be negligible


off detector transmission estimate 6 diff. lines at 320 Mbps, 4 mW/diff.pr. (over-estimate)

$\Rightarrow \sim 100 \text{ uW/chan.}$


$\Rightarrow$ could be looking at $\sim 700 \text{ uW/channel}$ (significant uncertainty - treat with caution)

$\Rightarrow 2.4 \text{ Amps}$ from 1.2V rail for 16 chip module (16 cm x 10 cm sensor area)

CBC3 development Gantt - M. Prydderch



CBC2 architecture



blocks associated with Pt stub generation

channel mask: block noisy channels (but not from pipeline)

cluster width discrimination: exclude wide clusters

offset correction and correlation: correct for phi offset across module and correlate between layers

stub shift register: test feature - shift out result of correlation operation at 40 MHz

fast OR at comp. O/P and correlation O/P: - can select either to transmit off-chip
for normal operation choose correlation O/P