CBC2 SEU test

Mark Pesaresi, Mark Raymond, Kirika Uchida Imperial College London

Juan Cabrera, Christophe Delaere, Jérôme de Favereau Universite Catholique de Louvain

Testing overview

≻Goal

Empirical estimation of SEU rate of CBC2 at HL-LHC.

➢ Method

The rate estimation using SEU rate of CBC2 in a proton beam line.

- A beamtest at UCLouvain on 8th & 9th in Sep. 2014
- Participants

Juan Cabrera, Christophe Delaere, Jérôme de Favereau, Mark Pesaresi, Mark Raymond, Kirika Uchida

Knowledge database and estimated error rate

- ✓ Particle flux at r ~ 60 cm for HL-LHC $Φ_{HI-IHC} = 1 \times 10^7 \text{ cm}^{-2} \text{s}^{-1}$
- ✓ Maximum proton flux at LIF
 - Φ_{LIF} =5x10⁸ cm⁻²s⁻¹ (50 times the HL-LHC)
- ✓ SEU cross section of ABCD $\sigma = 5x10^{-13} \text{ cm}^2/\text{cell for pipeline SEUs}$
- # of SEU on 1 cells in the CBC2 pipeline in 1 hour of LIF proton beam (50 hours at r~60 cm for HL-LHC)
 - 60 x 60 x Φ_{LIF} x σ ~ 10¹² cm⁻² x 10⁻¹⁰ cm² ~ 1 SEUs in pipeline?

FLUKA estimation

 $\begin{array}{l} \label{eq:https://cms-project-fluka-flux-map.web.cern.ch/} \\ L=5x10^{34}\,{\rm cm}^{-2}{\rm s}^{-1} \\ CMS_pp_7TeV_v3.0.0.0_FLUKA, \\ r=60cm, z=260cm, \\ & \varPhi_{HL-LHC}^{charged pion} = 1.8x10^6\,{\rm cm}^{-2}{\rm s}^{-1} \\ & \varPhi_{HL-LHC}^{p} = 4.8x10^5\,{\rm cm}^{-2}{\rm s}^{-1} \\ & \varPhi_{HL-LHC}^{n(>20MeV)} = 9.5x10^5\,{\rm cm}^{-2}{\rm s}^{-1} \\ & \varPhi_{HL-LHC}^{n} = 2.0x10^7\,{\rm cm}^{-2}{\rm s}^{-1} \\ & \varPhi_{HL-LHC}^{Hadron(>20MeV)} = 3.4x10^6\,{\rm cm}^{-2}{\rm s}^{-1} \end{array}$

The SEU contribution from 2-20 GeV and thermal neutrons is one order smaller than hadrons with more than 20 MeV. Hadrons with more than 20 MeV has similar of cross sections except for some high energy range. (Computational method to estimate Single Event Upset rates in an accelerator environment, M. Huhtinen, F.Faccio, NIM A 450(2000)155-172)

SEU cross section for proton at 60 MeV would give rough estimate of SEU rate at HL-LHC

Beamtest setup

> Beam : Proton Cyclotron of Light Ion Irradiation Facility (LiF) at UC Louvain.

Property	Value
Energy	Up to 62 MeV
Max Flux	5x10 ⁸ p cm ⁻² s ⁻¹
Homogeneity	10%
Spot size	8cm





CBC2 module setup : 1 CBC2



CBC2 and support board mounted on perspex plate - 105mm x 195mm, 2mm thick - can be drilled or reduced in size easily

Error monitoring :
 <u>1 BE GLIB (Modified firmware)</u>
 <u>& CbcTest software</u>



CBC current and beam monitoring system Thanks to Christophe and his colleagues

Other conditions

• CBC was placed in 45 degree angled in Day2.

Day 1

Day 2



Three types of SEU test for different components

Test 1: I2C registers
Test 2: Pipeline logic
Test 3: Pipeline cells

Test 1 for I2C registers

Procedure in the software

- Send Hard reset,
- I2C register setting,
- wait for N mins

I2C refresh signals are sent periodically from software(~1ms pulse) or firmware loop(25ns pulse) as shown below for some runs,

I2C register reading and recording the number of flipped bits.



Test 2 for pipeline logic

Procedure in the software

- Waiting 1 event data from the commissioning loop,
- acquisition of the data and recording and analysing the data,
- send *hard reset* if errors are detected.





Test 3 for pipeline registers

Procedure in the software

- Waiting 1 event data from the commissioning loop,
- acquisition of the data and monitoring of the number of flipped channel bits,
- send *hard reset* if errors are detected.

Loop in the firmware – modified commissioning mode to send short 25ns I2C refresh pulse



Stop CBC clock after 40 clocks from the reset to 2 clock before L1A to store an event data in the pipeline for long D1 period. Trigger latency in CBC is set to 5 clocks.

LIF proton flux & CBC2 current vs. Time

- LIF proton flux in black, CBC2 current in red, filled area are the run periods, error timings are in orange triangles.
- > LIF proton flux ~ $2.55\pm0.14\times10^8$ p cm⁻²s⁻¹ with the energy 62.0 MeV where *LET* = 8.39 MeVcm²/mg.
- ➢ Total fluence : 1.1x10¹³cm^{−2}
- Total radiation : Total fluence x LET = 1.5 MRad. <- large?</p>
- CBC2 current drop seems to be correlated with hard reset. (Not always?)



Test1 (I2C register test) result

CBC2 is tilted by 45 degree in day2

	Beam	SEU			T sec	N read	I2C refresh	Hard reset
		Total	0->1	1->0			Hz	
Day1Run1	ON	0	0	0	10	20	Disabled	Enabled
Day1Run4	ON	16	5	11	600	7	Disabled	Enabled
Day1Run6	ON	6	1	5	600	7	1(*)	Enabled
Day1Run8	ON	10	6	4	600	6	10(*)	Enabled
Day1Run9A	ON	26	5	21	600	4	10	Enabled
Day1Run9B	OFF	0	0	0	600	3	10	Enabled
Day2Run12	ON	20	4	16	600	6	Disabled	Disabled
Total		78	21	57				

• (*): I2C refresh is controlled from software. The pulse length sent to CBC2 is ~1ms.

- I2C refresh is enabled and frequency is raised from Day1Run6 to Day1Run8 by factor 10, but the result does not show a better performance.
- The long pulse length was suspected to be causing the problem, so firmware commissioning loop is enabled which creates 25ns I2C refresh pulse. But result shows no improvement.
- In Day2, hard reset seems to be causing a problem in Trigger Latency in CBC sometimes, so hard reset is turned off for Day2Run12.

Test2(Pipeline logic test) result

CBC2 is tilted by 45 degree in day2

	Beam	SEU	t /loop sec	Total live time sec	I2C Refresh	Hard reset after an Error
Day1Run2	ON	0	1	1120	Enabled	Enabled
Day1Run3	ON	0	1	1099	Enabled	Enabled
Day2Run3	ON	0	1	2149	Enabled	Enabled
Day2Run4	ON	1?	10	1750	Enabled	Enabled
Day2Run8	ON	1?	0.1	4136	Enabled	Enabled
Day2Run11	ON	1?	1	1937	Enabled	Disabled

- ✓ Day2Run11 has an event with all channel 1 instead of 0 (VCTH is set so that no channel is fired.)
- ✓ Day2Run4 and Day2Run8 had different pipeline address than expected from the loop but CBC does not recognise as an error -> error source is not unidentified.

After those errors, the pipeline address stays at a certain position which is also not expected value. The wrong address was found out to be the one calculated from the default latency(0xC8). Hard reset after the error seems to be causing the problem even though there is no error in write and read I2C register values after the reset.

(Before Day2Run2, there was the default latency pipeline address problem from the beginning. Hard reset was done manually and the system recovered for Run3.)

Total live time = 1.2x10⁴sec -> 83 hour @HL-HLC

->SEU(might be related to pipeline logic) rate per chip at HL-LHC = $[3.6 \pm 2.0] \times 10^{-2} (3/83)$ hour⁻¹

Test3(Pipeline cell test) result

CBC2 is tilted by 45 degree in day2

	Beam	SEU	t /loop sec	Total live time sec	Refresh	Hard reset after an Error
Day2Run10	ON	0	10	3110	Enabled	Enabled

Corresponds to 22 hours @HL-LHC but the test is done for only 1 out of 256 pipeline cell. SEU rate upper limit r_0 on one cell at 90% CL : $r_0 = -1 / 22 \times \ln(0.1) -> r_0 = 0.10$ -> SEU rate on pipeline cells per chip at HL-LHC upper limit $R_0 = 27$ hour¹ (CL=90%)

Test 1 Analysis

SEU on I2C registers

Measured SEU cross section on I2C registers

➤ 3 state voting scheme is used in each bit of I2C registers.

At least 2 out of 3 cells have to have SEU to flip the bit.

Symbol	Description
σ	SEU cross section per cell [cm ² /cell]
r	SEU rate per cell [cell ⁻¹ sec ⁻¹]
Φ	Proton beam flux [cm ⁻² sec ⁻¹]
P(T ₀)	probability to flip two cells out of 3 in time window T ₀ sec [bit ⁻¹]
N ^{bit}	# of I2C register bits in a chip
N ^{read}	# of register read in the run
N ^{SEU}	# of I2C register bits flipped in the run

The probability of two cell flips out of three cells in time T_0 is

$$P(T_0) = {}_{3}C_2 \int_0^{T_0} r dt_1 \int_0^{T_0} r dt_2 = 3r^2 \int_0^{T_0} dt_1 \int_0^{T_0} dt_2 = 3r^2 T_0^2$$

where r is the rate of a flip on a cell and $rT_0 << 1$ is assumed.

The probability of a flip on a cell at time t_1 for dt_1 and a flip on another cell at time t_2 for dt_2 are integrated over t_1 and t_2 from 0 to T_0 , and multiplied by the combination of two cells out of three.

 $N^{SEU} = N^{bit} \times P(T_0) \times N^{read}$ where $P(T_0) = 3r^2 T_0^2$

$$\rightarrow \sigma = r/\Phi$$

*Correlation between cells is not taken into account*¹¹

Measured SEU cross section on I2C registers

r & σ calculation without taking into account the refresh. CBC2 is tilted by 45 degree in day2

SEU 0->1 (N^{bit} = 1208)

Run	Τ _ο	N ^{read}	N ^{seu}	I2C refresh Hz	<i>⊉</i> 10 ⁸ cm ⁻²	r	σ
Day1Run4	600	7	5	Disabled	2.44±0.09	[2.3±0.5]x10 ⁻⁵	[9.4±2.1]x10 ⁻¹⁴
Day1Run6	600	7	1	1(*)	2.42±0.03	[1.0±0.5]x10 ⁻⁵	[4.2±2.1]x10 ⁻¹⁴
Day1Run8	600	6	6	10(*)	2.39±0.14	[2.8±0.6]x10 ⁻⁵	[1.1±0.2]x10 ⁻¹³
Day1Run9A	600	4	5	10	2.64±0.01	[3.1±0.7]x10 ⁻⁵	[1.2±0.3]x10 ⁻¹³
Day2Run12	600	6	4	Disabled	2.57±0.61	[2.3±0.6]x10 ⁻⁵	[9.1±2.3]x10 ⁻¹⁴

SEU 1->0 (N^{bit} = 1248)

Average of Day1Run4 & Day2Run12 : σ = [9.2±1.6]x10⁻¹⁴

Run	T ₀	N ^{read}	N ^{seu}	I2C refresh Hz	<i>⊉</i> 10 ⁸ cm⁻²	r	σ
Day1Run4	600	7	11	Disabled	2.44±0.09	[3.4±0.5]x10 ⁻⁵	[1.4±0.2]x10 ⁻¹³
Day1Run6	600	7	5	1(*)	2.42±0.03	[2.3±0.5]x10 ⁻⁵	[9.2±2.1]x10 ⁻¹⁴
Day1Run8	600	6	4	10(*)	2.39±0.14	[2.2±0.6]x10 ⁻⁵	[8.9±2.2]x10 ⁻¹⁴
Day1Run9A	600	4	21	10	2.64±0.01	[6.2±0.7]x10 ⁻⁵	[2.5±0.3]x10 ⁻¹³
Day2Run12	600	6	16	Disabled	2.57±0.61	[4.4±0.6]x10 ⁻⁵	[1.8±0.2]x10 ⁻¹³

Average of Day1Run4 & Day2Run12 : σ =[1.6±0.1]x10⁻¹³

It seems like that the refresh is not working properly and not reducing the SEU effect well. Higher frequency, shorter refresh pulse does not help.

Measured SEU cross section on I2C registers

r & σ calculation without taking into account the refresh. CBC2 is tilted by 45 degree in day2

SEU 0->1 (N^{bit} = 1208)



Average of Day1Run4 & Day2Run12 : σ = [9.2±1.6]x10⁻¹⁴

SEU 1->0 (N^{bit} = 1248)

0.3×10 ⁻¹² D		Ŧ	Niread	MS		I2C refresh Hz	<i>⊉</i> 10 ⁸ cm ⁻²	r	σ
0.2				т	1	Disabled	2.44±0.09	[3.4±0.5]x10 ⁻⁵	[1.4±0.2]x10 ⁻¹³
0.15				•	5	1(*)	2.42±0.03	[2.3±0.5]x10 ⁻⁵	[9.2±2.1]x10 ⁻¹⁴
0.1	I	I			4	10(*)	2.39±0.14	[2.2±0.6]x10 ⁻⁵	[8.9±2.2]x10 ⁻¹⁴
0.05	Ι	I			1	10	2.64±0.01	[6.2±0.7]x10 ⁻⁵	[2.5±0.3]x10 ⁻¹³
0 Day1Run4	Day1Run6	Day1Run8	Day1Run9A D	Day2Run12	6	Disabled	2.57±0.61	[4.4±0.6]x10 ⁻⁵	[1.8±0.2]x10 ⁻¹³

Average of Day1Run4 & Day2Run12 : σ = [1.6±0.1]x10⁻¹³

It seems like that the refresh is not working properly and not reducing the SEU effect well. Higher frequency, shorter refresh pulse does not help. 17

Other problems

The overall SEU rate is low, but in some SEU, some bit flips are happening in a single 8-bits register.

		-			
Time	Page	Address	Written	Read	
Sep 8 19:09:24	1	A9	0101,0111	<mark>1</mark> 101,0111	
Sep 8 19:09:24	1	B1	0100,0110	010 <mark>1</mark> ,01 <mark>01</mark>	I
Sep 8 19:09:24	1	D2	0100,0011	0100,00 <mark>0</mark> 1	
Sep 8 19:19:51	1	EO	0101,0000	0101,0 <mark>1</mark> 01	g
Sep 8 19:30:19	1	6D	0101,1100	0101,1 <mark>0</mark> 00	
Sep 8 19:40:45	0	45	0100,1100	0100, <mark>0</mark> 10 <mark>1</mark>	g

Day1Run 6

Also, the triple cells for register bit are very close to each other.

CBC I2C register bit triplicated logic



CBC I2C register bit triplicated logic layout



Another possibility

on the measured SEU cross section on I2C registers

- Are the cells in I2C register bit too close to each other so that multiple cells flip at the same time?
- Considering that a flip on I2C register bits comes from single SEU on multiple cells, the flip rate per bit(*R^{bit}*) & cross section(*o^{bit}*) are simply obtained from

 $N^{SEU} = N^{bit} \times R^{bit} \times N^{read} \times T^{0}$ $\sigma^{bit} = R^{bit}/\Phi$

Measured SEU cross section on I2C registers with the assumption of single SEU on multiple cells

r & σ calculation without taking into account the refresh.

CBC2 is tilted by 45 degree in day2

Run	Τ _ο	N ^{read}	N ^{SEU}	I2C refresh Hz	<i>⊉</i> 10 ⁸ cm ⁻²	R ^{bit}	$\sigma^{\scriptscriptstyle bit}$
Day1Run4	600	7	5	Disabled	2.44±0.09	[9.9±4.4]x10 ⁻⁷	[4.0±1.8]x10 ⁻¹⁵
Day1Run6	600	7	1	1(*)	2.42±0.03	[2.0±2.0]x10 ⁻⁷	[7.9±7.9]x10 ⁻¹⁶
Day1Run8	600	6	6	10(*)	2.39±0.14	[1.4±0.6]x10 ⁻⁶	[5.6±2.3]x10 ⁻¹⁵
Day1Run9A	600	4	5	10	2.64±0.01	[1.7±0.8]x10 ⁻⁶	[6.9±3.1]x10 ⁻¹⁵
Day2Run12	600	6	4	Disabled	2.57±0.61	[9.3±4.6]x10 ⁻⁷	[3.7±1.9]x10 ⁻¹⁵

Average of Day1Run4 & Day2Run12 : σ =[3.9±1.3]x10⁻¹⁵

SEU 1->0 (N^{bit} = 1248)

Run	Τ _ο	N ^{read}	N ^{seu}	I2C refresh Hz	$arPhi$ 10 $^8{ m cm}^{-2}$	R ^{bit}	$\sigma^{\scriptscriptstyle bit}$
Day1Run4	600	7	11	Disabled	2.44±0.09	[2.1±0.6]x10 ⁻⁶	[8.4±2.5]x10 ⁻¹⁵
Day1Run6	600	7	5	1(*)	2.42±0.03	[9.5±4.2]x10 ⁻⁷	[3.8±1.7]x10 ⁻¹⁵
Day1Run8	600	6	4	10(*)	2.39±0.14	[8.9±4.5]x10 ⁻⁷	[3.6±1.8]x10 ⁻¹⁵
Day1Run9A	600	4	21	10	2.64±0.01	[7.0±1.5]x10 ⁻⁶	[2.8±0.6]x10 ⁻¹⁴
Day2Run12	600	6	16	Disabled	2.57±0.61	[3.6±0.9]x10 ⁻⁶	[1.4±0.4]x10 ⁻¹⁴
				•		4.0.0	[4 4 1 0 0] 4 0 14

Average of Day1Run4 & Day2Run12 : σ =[1.1±0.3]x10⁻¹⁴

If the multiple cells flip, refresh does not restore the initial value, so in this case, it is understandable that there is no improvement with the refresh.

Measured SEU cross section on I2C registers with the assumption of single SEU on multiple cells

r & σ calculation without taking into account the refresh.

CBC2 is tilted by 45 degree in day2

×10 ⁻¹⁵ Run	Т.	Nread	NSEU	I2C refresh Hz	<i>⊉</i> 10 ⁸ cm ⁻²	R ^{bit}	$\sigma^{\scriptscriptstyle bit}$
12			5	Disabled	2.44±0.09	[9.9±4.4]x10 ⁻⁷	[4.0±1.8]x10 ⁻¹⁵
8	T		1	1(*)	2.42±0.03	[2.0±2.0]x10 ⁻⁷	[7.9±7.9]x10 ⁻¹⁶
6 — — — — — — — — — — — — — — — — — — —		I 6	10(*)	2.39±0.14	[1.4±0.6]x10 ⁻⁶	[5.6±2.3]x10 ⁻¹⁵	
4		l	5	10	2.64±0.01	[1.7±0.8]x10 ⁻⁶	[6.9±3.1]x10 ⁻¹⁵
0 Day1Run4 Day1Run6	Day1Run8	Day1Run9A D	lay2Run12	Disabled	2.57±0.61	[9.3±4.6]x10 ⁻⁷	[3.7±1.9]x10 ⁻¹⁵

Average of Day1Run4 & Day2Run12 : σ = [3.9±1.3]x10⁻¹⁵

SEU 1->0 (N^{bit} = 1248)

SEU 0->1 (N^{bit} = 1208)

50×10 ⁻¹⁵ Pun 45	Т.	Nread	NSEU	I2C refresh Hz	<i>⊉</i> 10 ⁸ cm ⁻²	R ^{bit}	$\sigma^{\scriptscriptstyle bit}$
40		т	L	Disabled	2.44±0.09	[2.1±0.6]x10 ⁻⁶	[8.4±2.5]x10 ⁻¹⁵
30		•	5	1(*)	2.42±0.03	[9.5±4.2]x10 ⁻⁷	[3.8±1.7]x10 ⁻¹⁵
20		l	1	10(*)	2.39±0.14	[8.9±4.5]x10 ⁻⁷	[3.6±1.8]x10 ⁻¹⁵
		t L	10	2.64±0.01	[7.0±1.5]x10 ⁻⁶	[2.8±0.6]x10 ⁻¹⁴	
5 Day1Run4 Day1Run6	Day1Run8	Day1Run9A D	Day2Run12	Disabled	2.57±0.61	[3.6±0.9]x10 ⁻⁶	[1.4±0.4]x10 ⁻¹⁴
			run	-			

Average of Day1Run4 & Day2Run12 : σ =[1.1±0.3]x10⁻¹⁴

If the multiple cells flip, refresh does not restore the initial value, so in this case, it is understandable that there is no improvement with the refresh.

Measured SEU cross section on I2C registers with the assumption of single SEU on multiple cells



- If the multiple cells flip, refresh does not restore the initial value, so in this case, it is understandable that there is not very good improvement with the refresh.
- Short refresh in Day1Run9A might not be working at all?

There might be combination of independent SEUs on different cells, single SEU on multiple cells, and a possibility that refresh is not working properly.

Summary

Estimation of SEU at HL-LHC with the assumption of $\varPhi_{_{HL-LHC}}$ =1x10⁷ cm⁻²s⁻¹

SEU rate per chip in pipeline logic

r_{chip}= [3.6 ±2.0] x 10⁻² SEU/hour

(If we consider the all 3 errors are due to the pipeline logic.)

SEU rate per chip in pipeline cell

r_{chip}< 27 SEU/hour (CL=90%)

Expected # of flipped bits in I2C register per chip without refresh using data from Day1Run4 & Day2Run12

 N_{chip} =[1.6±0.3]x10⁻¹ SEU in an hour

with the assumption that SEU happens on each cell independently.

N_{chip}=[6.6±1.9]x10⁻¹ SEU per hour

with the assumption that SEU happens on multiple cells at the same time.



- Pipeline logic and pipeline cells are performing very well, considering that we could send fast reset frequently enough.
- I2C registers need to be mitigated more to be stable for a single run period.
 (The SEU on multiple cell case still does not take into account correlations between bits.
 Multiple bit flips in a single register is still not understood.)
- ✓ We radiated the chip up to 1.5 Mrad. This may be causing time dependent SEU rate.

Register changes in Test 1

	Beam	SEU	T sec	N read	Re	fresh Hz	Hard reset
Day1Run4	ON	16	600	7		Disabled	Enabled
	Time	Page	Address	Writt	en	Read	
	Sep 8 16:07:38	1	BF	0101,0	0001	0101,0 <mark>1</mark> 01	
	Sep 8 16:07:38	1	FD	0110,1	000	01 <mark>01,0</mark> 000	g
	Sep 8 16:17:38	0	01	0000,0	0101	0000, <mark>1</mark> 101	
	Sep 8 16:17:38	1	70	0100,1	110	0100,11 <mark>0</mark> 0	
	Sep 8 16:27:38	1	DF	0100,1	.010	0100,10 <mark>0</mark> 0	
	Sep 8 16:37:38	1	98	0110,0	010	0110,00 <mark>0</mark> 0	
	Sep 8 16:47:38	1	80	0101,1	.000	0101, <mark>01</mark> 00	g
	Sep 8 16:57:38	1	25	0101,1	.001	0101, <mark>01</mark> 01	g
	Sep 8 16:57:38	1	7B	0101,0	0100	010 <mark>0</mark> ,0100	
	Sep 8 17:07:38	0	23	1111,1	.111	11 <mark>0</mark> 1,1111	
	Sep 8 17:07:38	1	3D	0100,0	0100	0000,0100	
	Sep 8 17:07:38	1	77	0110,0)111	0010,0111	

0 to 1 : 5 1 to 0 : 11

I: multiple bit flips in an 8 bit register.

	Beam	SEU	T sec	N read	Refresh Hz	Hard reset
Day1Run6	ON	6	600	7	1(*)	Enabled

Time	Page	Address	Written	Read
Sep 8 17:50:51	1	8B	0101,0111	0001,0111
Sep 8 18:01:01	1	CF	0011,1011	00 <mark>0</mark> 1,0111
Sep 8 18:01:01	1	D7	0101,1001	1 101,1001
Sep 8 18:21:23	0	28	1111,1111	1111,11 <mark>0</mark> 1
Sep 8 18:31:33	0	32	1111,1111	1111,1 <mark>0</mark> 11
Sep 8 18:31:33	1	A8	0101,0001	0001,0001

	Beam	SEU	T sec	N read	Refresh Hz	Hard reset
Day1Run6	ON	10	600	6	10(*)	Enabled

Time	Page	Address	Written	Read	
Sep 8 19:09:24	1	A9	0101,0111	1 101,0111	
Sep 8 19:09:24	1	B1	0100,0110	010 <mark>1</mark> ,01 <mark>01</mark>	g
Sep 8 19:09:24	1	D2	0100,0011	0100,00 <mark>0</mark> 1	
Sep 8 19:19:51	1	EO	0101,0000	0101,0 <mark>1</mark> 01	g
Sep 8 19:30:19	1	6D	0101,1100	0101,1 <mark>0</mark> 00	
Sep 8 19:40:45	0	45	0100,1100	0100, <mark>0</mark> 101	g

I: multiple bit flips in an 8 bit register.

Run 9A

	Веа	m	SEU	T sec	N read	R	efresh Hz	Hard reset
Day1Run9A	A 01	J	26	600	4		10	Enabled
	Time		Dago	Addross	Writto	n	Pead	
	Sen 8 20.2	4·08	1	1D	0100 11	10		σ
	Sep 8 20:2	4:08	1	64	0100.11	00	1000.0000	g
	Sep 8 20:24:08		1	68	0101,01	01	1 101,0101	-
	Sep 8 20:2	4:08	1	93	0101,11	10	0101, <mark>0101</mark>	g
	Sep 8 20:3	4:12	0	28	1111,11	11	0101,0101	g
	Sep 8 20:3	4:12	0	2A	1111,11	11	1111, <mark>0</mark> 111	
	Sep 8 20:3	4:12	0	3A	1111,11	11	111 <mark>0</mark> ,1111	
	Sep 8 20:3	4:12	1	10	0100,00	11	0000,0000	g
	Sep 8 20:5	4:18	1	01	0100,11	10	0100,11 <mark>0</mark> 0	
	Sep 8 20:5	4:18	1	29	0101,00	00	0101,0 <mark>1</mark> 01	g
	Sep 8 20:5	4:18	1	3A	0101,00	11	0001,0011	
1.5	Sep 8 20:5	4:18	1	E9	0101,11	10	0101,11 <mark>0</mark> 0	
0:21	Sep 8 20:5	4:18	1	FO	0110,01	01	0110,0 <mark>0</mark> 01	

I: multiple bit flips in an 8 bit register.

		Beam	SEU	T sec	N read	R	efresh Hz	Hard reset
Day2Run12		ON	20	600	6		Disabled	Disabled
		Time	Page	Address	Writte	en	Read	
	S	ep 9 16:32:21	1	6D	0101,12	100	0101,1 <mark>0</mark> 00	
	S	ep 9 16:32:21	1	74	0101,10	011	0101, <mark>0</mark> 011	
	S	ep 9 16:32:21	1	90	0101,02	100	0101,010 <mark>1</mark>	
	S	ep 9 16:42:23	0	00	1100,00	011	1100,0 <mark>1</mark> 11	
	S	ep 9 16:42:23	0	3D	1111,12	111	111 <mark>0</mark> ,1111	
	S	ep 9 16:42:23	1	OF	0101,12	111	0101,111 <mark>0</mark>	
	S	ep 9 16:42:23	1	31	0100,12	110	<mark>1</mark> 100,1110	
	S	ep 9 16:42:23	1	50	0100,10	010	0 <mark>0</mark> 00,1010	
	S	ep 9 16:42:23	1	92	0100,02	110	0100,01 <mark>0</mark> 0	
	S	ep 9 16:42:23	1	D7	0101,10	001	010 <mark>0</mark> ,1001	
	S	ep 9 17:02:28	0	28	1111,12	111	0101,0101	2
	S	ep 9 17:02:28	1	53	0101,00	000	010 <mark>0</mark> ,0000	
	S	ep 9 17:02:28	1	62	0100,02	101	0 <mark>0</mark> 00,0101	
: 4	S	ep 9 17:12:30	1	33	0101,10	011	0101, <mark>010</mark> 1	8
: 16	S	ep 9 17:12:30	1	D9	0100,12	110	0100,1 <mark>0</mark> 10	

I : multiple bit flips in an 8 bit register.

SEU tolerant D-type





data in uncorrupted section provides feedback to recover any corruption in other block





FЬ

ENV3 169

I2C triple redundant RAM cell



