CBC3 Progress







Preamp Changes



CBC3 Preamp current increase



Mark Raymond



CBC2 Mirror size performance

current in input transistor dependence on IPRE1 I2C parameter setting

current source device 20/1

maximum current ~ 250 uA





CBC3 Preamp bias conclusion

just increase current source to 60/1



CBC3 Input device choice

CBC2 I/P device = 400/0.36 (C_{GS} ~ 1pF) (length chosen to avoid 1/f corner penalty)

Do we need to increase width if need to run at higher IDS to cope with higher sensor capacitance?

- > Plot suggests there's not much to be gained still in weak inversion for higher currents
- > Most likely to be operating in 150 300 uA range

 \succ Increasing width significantly will only give C_{GS} penalty with no gm enhancement



Decision: Keep W/L = 400/0.36

Mark Raymond

Noise α C/ $\sqrt{I_{DS}}$ (g_m α I_{DS})

CBC3 Preamp with regulated cascode





Effect of regulated cascode

higher OL gain => reduced effect of Cin on overall preamp gain

self biasing - no need to generate cascode gate voltage

worth having

can derive bias from ipre2 (factor 2.5) so for ipre2 = 25u, need extra 10uA for reg casc

Effect of reducing preamp feedback resistor

200k -> 120k

1 fC pulse shape now within 50nsec overall duration



Hit Detect Circuit



Hit Detect Spec



fixed pulse width looks for a rising edge on the comparator O/P and produces a single 40 MHz clock cycle pulse beginning at the next 40 MHz clock rising edge

sampled comp. O/P goes high if the comparator output is high at the 40 MHz rising clock edge. It could be implemented by a single D-type.

OR O/P is the logical OR of fixed pulse width O/P and sampled comp. O/P.

Hit Detect Circuit





I²C Register Replacement



Existing Whitaker Flip Flop



Whitaker I²C Register



Simulation: I²C with Register 1 on Page 2 replaced by a Whitaker equivalent



Stub Gathering Logic



Stub Gathering Logic Layout



Post Layout Simulation

		Baseline = 50,000ps																				
In		TimeB = 4	9,492ps	~		200.000m					1300 000pc				1400 000p		1500 000ns					
Ľ.			P	10,000ps	<u> </u>							1000,000ps				400,000						
	000000	-				0		000000040			0		000000040			0		000000040			110000	
******	000000	/BBCDEB_	305DHB43_CH	1307B3H_0	C2432833	04410020	FFBBCUEB	_365DH543_	_CH30753H		_074010050	FFBBCDEB	_365DHB43	_CH30753H_	_C5H32003_	_0740100500	_FFBBCDEB_	305DHB43_0	. на 07631	n_c5n32003_0m	+10020	
XXXXXXX	00000000	_000000000				000000										00000000	_00000000_					
*******	00000000	_000000000	_000000000_0	100000)	000000	000000	000000	000000	000000	000000	000001	010400	000040	000000	010000	00000000	_00000000	_000000000_	0000000	0		
0000							0451	0882	0D14	1082	1492	1904	1092	0082	0249	0124	0000	_				
0000		0x00	0000			0041	0482	0945	0DB6 1186 1596 19E7 1E18 01E7		01E7	ODF7	0228	228 0000 3 x (A +B)			+R)	+ FI Δ	G			
0000		xxxx	0000			00A2	0555	01820	0F5D	1269	16BA	1A08	1eba	0534	1071	0820	0000					J
]															
	nnnnnnn	nnnnnnnn	התהתחתה		nnnnnn	nnnnnnn	nnnnnnn	nnnnnn	nnnnnn	nnnnnnn	nnnnnn	nnnnnn	nnnnnn	nnnnnn	nnnnnn	nnnnnn	nnnnnnn	INNNNNN	nnnnn	плалалалал		
******	000000	7BBCDEB_	38 bdab49_ ca	1307B9A_0	C5A92839_	8 A 418820	FFBBCDEB	_38bdab49_	_CA307B9A_	_c5 a 92839_	_8A418820	FFBBCDEB	_388DAB49	_CA307B9A_	C5A92839	_8A418820_	FFBBCDEB	38BDAB49_(CA307B93	A_C5A92839_8A	418820	
хххххх⊁	00000000	_00000000	_00000000_0	000000	000000	000000	000000	000000	000000	000000	000000	040000	€000000	000200	000000	00000000	_00000000	_00000000	0000000	0		
******	00000000	_00000000	_00000000_0	000000	000000	000000	000000	000000	000000	000000	000001	010400	000040	000000	010000	00000000	_00000000	_00000000	0000000	0		
хххх	0000					0451	0882	0014	1082	1492	1904	1092	0082	0249	0124	0000						
0000							0451	0882	0014	1082	1492	1904	1092	0082	0249	0124	0000					
хххх	0000				0041	04B2	0945	1 0DB6	1186	1596	19E7	1E18	01E7	0057	0228	0000						
0000		0x00	0000			0041	0482	0945	0DB6	1186	1596	19E7	1E18	01E7	ODF7	0228	0000					
xxxx	0000				00A2	0555	0820	11 0F5D	1269	16BA	1A08	1EBA	0534	1071	0820	0000						
0000	· · · · ·	xXXX	0000		·	00A2	0555	0820	0750	1269	16BA	1808	1EBA	0534	1071	0820	0000		_			
							1		A	A	.	A	A		1		1					
	2	0,000,000	40,000,00	00 61	0,000,000	180,000),000	100,000,00	0 120,0	00,000	140,000,00	0 160,0	00,000	180,000,00	0 200,0	00,000	220,000,00	0 240,00	0,000	260,000,000	300,398,0	00ps >

Current Reference



Schematic Simulation



Layout in progress



Fast Command Interface



Fast Command Interface



Summary

- Technical Specification document Complete
- Cluster Width Discrimination Verified Layout complete
- Offset Correction and Correlation Verified Layout complete
- Stub Gathering Logic Verified Layout complete
- L1 Counter Verified Layout complete
- Pipeline SRAM DRC & LVS clean version of layout complete
- Current Reference Circuit modifications complete. Layout almost completed
- Channel Mask Included with Hit Detect circuit
- Hit Detect Schematic designed and simulated across corners
- Bend Look-up table Coded
- Data Assembly Coded
- Fast Command Interface Coded
- I2C Register Whitaker latch simulated with I²C controller

Backup Slides

CBC3 Architecture

