CBC3 design progress

Michelle Key-Charriere Mark Prydderch Mark Raymond

CBC3 progress review at RAL last week progress with digital circuits progress with front end some open questions for discussion

systems meeting, 22nd July, 2015.

CBC3 digital design progress





functionality previously discussed:

http://www.hep.ph.ic.ac.uk/~dmray/systems_talks/2015/CBC3 Progress_Apr_15.pdf



simulations and layout now complete



Stub Gathering Logic

😤 Waveform 1 - SimVision															
Eile Edit View Explore Format Simulation Windows Help									cādence						
🏪 🐮 🖉 🏠 💥 🖏 🖄 🗰 🖼 🕼 🖬 · 📾 · 🇳 · ♣ - ^{send to:} 🕵 🎛 🚉 🇱 🚍 🖃 📗															
Search Names: Signal - Search Times: Value - Search Times: Value -															
ImeB ▼ = 150,550 Image: second															
XO Baseline ▼ = 0 H Cursor-Baseline ▼ = 150,550ps	Base	line = 0				FF0								TimeD =	: 500,000ps
Rame → Curs	sor 👻 🛛 0		100,00	Ops Dps	8 = 150,	<mark>550ps</mark> 200,00	Ops		300	,000ps		•	400,000f	9\$	
interface									,,						
📰 🖽 👘 Bend [634:0]	BECDEED NRARA	▶ 788C►)	7BBCDEE_38BDAB49_CA	30789A_05A9	2839_8A4	18820_FF	BBCDEB	_38BDAB4	9_CA807B3	A_C5A928	89_8A418	820_FFBE	SCDEB_38E	SDAB49_(A30789A_C
ה OutHalfStrip (127:1) יה OutHalfStrip (127:1)	000000 ******	• 000000	00_00000000_0000000}	0000+ 0000	+ <u>X 0000</u> F	<u>(0000</u>)	40000	0000	0000FX 041	00 00 X 1 00	► <u>\ 0002</u> ►	<u>X 0000+ X</u>	00000000	000000	<u>4000000</u>
🖳 🛱 🔂 Out Strip [127:1]	000000 × ×××××	▶ <mark>000000</mark>	00_00000000_000000+}	0000 × 0000	▶ <mark>∦ 0000</mark> ₽	0000	0000Þ	0000	00000	0000 <mark>/ 14</mark>	▶ <mark>│</mark> 0000┣	<u>, 0100⊦</u>	00000000	_00000	000_000000
😽 🛛															
1 clk40															
				ניתרתים <mark>ו</mark> תרתים			mmun								
⊞	040 xxxx	0000		0040 049	l 🚶 08c2	00 54	1002	1402 🛔	1944 🚶 10	m2 00c2	0289	0164	0000		
⊡	000 жжжж	0000		004	0491	0802	01054	1002	14D2 19	44 1602	00c2	0289	0164 0	0000	
	081 xxxx	0000		0081 047	2 0985	L ODFE	1106	1506	1A27 1	558 022:	0237	0268	0000		
' ' ∰∾िrr ' ' ' λ 00	000 ****	0000		008:	04F2	0985	ODF6	1106	15D6 1A	27 1 1258	0227	0E37	0268 30	000	
	0 E 2 XXXX	0000		0082 059	5 1 0860	0790	<mark>]</mark> 12A9	1 16FA	1A48 👖 1	BFA 057-	- <mark>11</mark> 10⊮	0860	0000		
	000 ****	0000		005	0595	0860	0 19 9 10	1289	1678 18	48 (1EF8	0574	losi V	0860 (0	1000	
						X		<u>лл</u>	A	X		<u>л л</u> П П			
0 objects selected															
										3	X ()	4 <u>,</u> +l	3<u>,)</u> +	- FL	AG

post layout simulation passed well within max propagation allowed delay of 10.5 nsec

fast/typical/slow corners, 1.2+/-0.1V, -55/25/+125 deg.C <-- simulation conditions used throughout

some further simulations of situations likely to produce worst case propagation delays planned



15 I2C registers needed to contain mapping (each reg. contains two 4-bit bend codes) post layout simulation passed

Data Packet Assembly & Transmission

FIFO implements clock domain crossing

control logic triplicated









post layout simulation passed

6ps rms jitter on 320 and 40 MHz reference clocks - elink spec.

7

PISO shift register

more clock domain crossings required for triggered readout data from buffer ram locations



Fast Control Interface

fast control signals must be decoded and also cross clock domains triplication for SEU

post layout simulation complete

Ck40_DLL delay varied over full range (0 -> 24 nsec) 6ps rms jitter on 320 and 40 MHz reference clocks



270 um

270

Jm

L1 counter

triplicated 9-bit counter running in Ck40_DLL domain post-layout simulation passed



Waveform 1 - SimVision											
<u>Eile Edit Y</u> iew Explore Format Simulation <u>W</u> indows <u>H</u> elp											
<mark>'8</mark> ½ ↓ 4 0 1 × 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1											
Search Names: Signal - 🔽 🖍 n Search Times: Value - 🗖 🏥											
💦 TimeB = 17,401,540 🗖 ps - 👷 * 1 👷 - 🚽 👘 🛱 🛱 🛱 👘 🛱 👘 ன D 20,000,000µs + 5								Time. 🖀 🖸 . 10,432,000ps 🔽 🛼 🕇 🗧 🖕			
×0 G Baseline▼=0	Baseline -	0							11	mej limel	
H Durson-Baseline = 17,481,546ps	0	12 000 000ps	14 000 000ps	16 000 000ss	18 000 000ss	110 000 000ps	112 000 000ps	114 000 000ns	meB = 17,481,546ps	l18►	
						provide service se		[, , , , , , , , , , , , , , , , , , ,	1.0000000000000000000000000000000000000		
🔁 🔤 🛶			<u></u>						<u> </u>		
			Inggen								
	000	001 002	003 004	005	006 007	<u> </u>	009 00a	008	000 000	0.02	
	000	001 002	003 004	005	<u></u>	<u>1 008</u>	<u>009 (008</u>	<u>, 008</u>	<u>100c 1000</u>	<u>(00</u> 2	
	000	X 001 X 002	X 003 X 004	1005	χοος χοο?	χ 008	1009 100A	<u>)</u> 00B	χοος χοοφ	X 0 OE	
R Uub [™] Uub	000	<u>χ 001χ 002</u>	<u></u>	<u>, uus</u>	<u></u>	χουε	<u>XUU9 XUUA</u>	<u> </u>		χυσε	
Majority vote counter output											
	4										
											
	⊧ <u> </u>								20,00	0,000ps 🖂	
Ø [♣] 0									1 ob	ject selected	

digital power

Block	Power Dissipation (mW)	Maximum Track Length* (um)	Track Width (um)	Maximum IR Drop (mV)
Stub Gathering Logic	4.25	10345	20	29.3
L1count	3.77x10-2	100	10	5.02x10-3
SAT_FIFO_SLVS_1_5	0.237	260	20	4.73x10-2
SAT_FIFO_SLVS_6	0.9405	3100	20	1.9
Fast Control	0.287	270	20	5.16x10-2
Hit Detect	6.86x10-2	63	3	1.91x10-2
Bend LUT	0.1874	210	20	1.12x10-2

no power concerns for any of digital blocks so far more (worst case) power simulations planned

digital block progress summary

progress through to layout of all new (to CBC) blocks

post layout simulations carried out

more simulation planned, anticipating worst case scenarios (rates and distributions of hits)

CBC3 front end progress











CBC3 front end progress

details of changes to preamp/postamp circuits and performance shown last time*



no time to present multi-channel and hips response simulations last time



* <u>http://www.hep.ph.ic.ac.uk/~dmray/systems_talks/2015/CBC3_FE_status_June2015.pdf</u>

multi-channel behaviour



interstrip crosstalk



2.5 fC charge injected T=-20/+30 all corners nominal biases

nearest neighbour peak crosstalk ~ 5 %

now look at hips behaviour - M.Huhtinen simulations

(mn) Integral spectrum: total prob. of pion depositing energy > E10 X5 00 µm Probability (pe bility 10 10 CMS 10-10-6 120 GeV 200 MeV 10-6 120 GeV 200 MeV 1 MIP (300µ Si) = .090 MeV 10 100 MeV = 1111 MIP 10-0.1 MeV 1 MeV 10 MeV 100 MeV MeV) 0.1 MeV 1 MeV 10 MeV 100 MeV E E 4.4 pC 440 fC 44 fC

Differential Energy spectrum: Probability/incident pion of depositing energy E in 300µm Si layer

spec. based on what is achievable

channel receiving 4 pC signal should be sensitive to normal signals after 2.5 usec

hips behaviour



single channel response

4 pC injected at t=100ns, 2.5 fC injected at t=2.5us

preamp can't "swallow" 4 pC

=> voltage builds up at input and discharges away through feedback resistance

preamp output saturates until charge has decayed away, then returns quickly to baseline

preamp output injects signal into postamp input via 1pF coupling capacitance. +ve signal discharges slowly (postamp feedback in high resistance region) -ve signal discharges quickly (postamp feedback in low resistance region)

postamp output initially saturates -ve when preamp output recovers postamp output initially saturates +ve, recovers quickly but overshoots then recovers more slowly to baseline

back to normal sensitivity within 2.5 usec



40fC injected on centre channel at t = 100 nsec (nominal bias conditions, typical process params)

2.5 fC injected on all channels at t = 2.5 usec

(5 mips = ~13 fC)



100fC injected on centre channel at t = 100 nsec

2.5 fC injected on all channels at t = 2.5 usec



400fC injected on centre channel at t = 100 nsec

2.5 fC injected on all channels at t = 2.5 usec

note: nearest neighbour takes longer to recover than centre channel

(why? - see backup)



1pC injected on centre channel at t = 100 nsec

2.5 fC injected on all channels at t =2.6 usec

all channels recovered by ~1.5 usec



4pC injected on centre channel at t = 100 nsec

2.5 fC injected on all channels at t = 2.6 usec

all channels recovered within ~2 usec

centre channel recovers before nn, nn+1, ~nn+2

significant deadtime for centre chan., nn, nn+1, nn+2

nn+3 etc. ~ok

hips worst case



4pC injected on centre channel at t = 100 nsec

2.5 fC injected on all channels at t = 2.5 usec

 look at worst channel nearest neighbour

T=-20, +30, all corners

all channels recovered by 2.5 usec irrespective of sim. conditions

hips and multi-channel simulations summary

interchannel crosstalk at ~5% level for normal signals

hips effects confined to central hit strip and some neighbours

number of neighbours depends on signal size

worst case 7 channels for 4 pC

 \sim 3-4 channels for 400 fC

~ negligible effect up to ~40 fC

all channels recovered within 2.5 usec

further work and issues: comparator

modification to balance current consumption when triggered/not triggered

design exists - further simulation required - will report in future

further work and issues: powering

see last time for LDO reference proposals

http://www.hep.ph.ic.ac.uk/~dmray/systems_talks/2015/CBC3_powering_June2015.pdf more work required

130nm bandgap

can still be used as reference for bias generator but radiation issues limit accuracy

possibility to use PMOS based bandgap (Jan Kaplon) more stable to radiation (ionizing and displacement) but stronger process dependence

possible approach could be to measure during wafer test and either reject chips with voltage outside acceptable range or sort chips into close matched batches



signals to pipeline: layer swapped or not?



CWD block fed by layer swapped signals (1<->2, 3<->4, 5<->6,....) so seed layer is always nearest IP should pipeline be fed by layer swapped signals or not? 29 (current thinking is "not")

conclusions

CBC3 design progresses

design solutions exist for all new digital blocks

no obvious implementation problems so far

a few issues still to address

still on course for February submission

BACKUP



why is nearest neighbour hips deadtime worse than centre chan?







CBC3 Preamp with regulated cascode



34

CBC3 Postamp



CBC3 postamp feedback







30/30 -> ~10pF

not yet confirmed as final design