## CBC3 progress

matters arising from last time I2C spec 40 MHz clock source design progress

systems meeting, 26<sup>th</sup> April, 2016.

### **I2C** modifications

CBC3 I2C complete, including

reset on start or repeated start conditions

reset if SDA stuck low for 9 clock cycles



### CBC3 digital interfaces

output data: up to 3 stubs data transmitted to CIC/BX 5 diff pairs @ 320 Mbps 8 bit stub seed address (1/2 strip resolution)

4 bit bend info (location of cluster in window layer)

up to 1 MHz L1 triggering capability 1 diff pair @ 320 Mbps readout data frame < 1 usec

single 320 Mbps fast control line

control data

with sync pattern

**NEW** 





<b>A</b>						
25 ns	S1<0>	S2<0>	S3<0>	B1<0>	B3<0>	R
	S1<1>	S2<1>	S3<1>	B1<1>	B3<1>	R
	S1<2>	S2<2>	S3<2>	B1<2>	B3<2>	R
	S1<3>	S2<3>	S3<3>	B1<3>	B3<3>	R
	S1<4>	S2<4>	S3<4>	B2<0>	SoF	R
	S1<5>	S2<5>	S3<5>	B2<1>	OR254	R
	S1<6>	S2<6>	S3<6>	B2<2>	Error	R
	S1<7>	S2<7>	S3<7>	B2<3>	Sync	R

R = L1 triggered readout data

3

time flow top to bottom (e.g. S1<0> output first)

#### fast control





### output data frame timing



SLVS<5> contains sync pulse SLVS<6> is triggered readout data

in current design output data frame header starts in 2<sup>nd</sup> bit of 25 nsec block i.e. 3.125 nsec gap between sync pulse and 1<sup>st</sup> bit of header

overall output data frame length padded to exact multiple of 25 nsec

#### SLVS<1> SLVS<2> SLVS<3> SLVS<4> SLVS<5> SLVS<6>

25 ns	S1<0>	S2<0>	S3<0>	B1<0>	B3<0>	R
	S1<1>	S2<1>	S3<1>	B1<1>	B3<1>	R
	S1<2>	S2<2>	S3<2>	B1<2>	B3<2>	R
	S1<3>	S2<3>	S3<3>	B1<3>	B3<3>	R
	S1<4>	S2<4>	S3<4>	B2<0>	SoF	R
	S1<5>	S2<5>	S3<5>	B2<1>	OR254	R
	S1<6>	S2<6>	S3<6>	B2<2>	Error	R
$\downarrow$	S1<7>	S2<7>	S3<7>	B2<3>	Sync	R



### SCI timing detail



status: schematic only - layout to be done plan to triplicate block, with majority vote on output

### schedule



### I2C registers for fuses

#### Two types:

19 bits version for chip ID

 Write fuse values to register
 Read fuse register back
 Blow fuses
 Read fuse settings back

One control bit needed to set whether reading from register or fuses.

2) 6 bits version for Bandgap Trim

 Write fuse values to register
 Read fuse register back
 Blow fuses
 Read fuse settings back
 Override fuses

Two control bits needed to select readback and to overide.

#### Chip ID Fuse Register Layout



#### Bandgap Trim Fuse Register Layout



### DLL for front end sampling

CBC2 DLL deviates slightly from 50:50 mark: space ratio (not an issue for test pulse)

will use improved version for CBC3



VDD=1.2 Temp=-30C model=FF

5.964

### bandgap and trimming

TrimCal



Science & Technology

Modified Band Gap

LDO

draws ~1200  $\mu A$  from Vin



### LDO schematic vs extracted: +40, -40, all corners



works ok down to  $VDDD = \sim 1.11$ 



**Top Level** 

very congested in bottom right hand corner

all the blocks located there naturally want to be in close proximity

it is now clear that it will be necessary to increase width of chip by at least one column (250 um) (not yet implemented in this picture)

have agreed that vertical dimensions of chip can increase by 100 um at top and 100 um at bottom

512 deep pipeline & O/P buffer (pipeline control logic now at top of chip)



**Top Level** 

note that pipeline and buffer ram have been flipped vertically so that control logic is at top of chip

helps with congestion in lower right hand corner

but one consequence is that channel order in triggered output data frame will be reversed compared with CBC2 - is that an issue?

512 deep pipeline & O/P buffer (pipeline control logic now at top of chip)



dummy pads on chip (no connection to chip ground)





pads as viewed through chip (i.e. pad pattern on hybrid)

CBC2: 43 rows, 19 cols CBC3: 43 rows, 20 cols

propose to replace these dummy pads (on CBC2) with GND pads on CBC3 connected internally to analogue front end

also propose to insert a column of pads to bring in VDDA close to analog front end

also note different orientation of interchip digital signals



#### summary

I2C modifications incorporated into design and complete Ck40 clock source changes incorporated into design - design not yet complete can we swap pipe address and L1 counter fields in output data frame? channel order in CBC3 triggered output data frame will be reversed cf. CBC2 top level layout progress shows chip width has to grow by at least 1 column (250 um) will try to keep it to one column only still hoping to be finished by end June

## extra

### for reference



# front end design changes complete

1/5

1M

<u>0</u>

VPAFB

1p



-oVPLUS

18