

issues raised last time

changes to test pulse wiring to allow easy detection of shorted channels turns out to be unnecessary (next slide)

some changes proposed to output data fields and order outcome of subsequent discussions: pipe address and L1 data fields remain as they were L1 triggered data channel order reversed

further CIC/CBC3 discrepancies found since (spec. document) have been resolved & will present "final" spec. today

CBC3 progress and status

systems meeting, 7th June, 2016.

test pulse wiring

concern that test pulse grouping would not allow easy detection of neighbouring channel shorts

e.g. test group 1 involves channels 1,2,17,18,33,34,...

but actually turns out that channels 1 & 2, 17 & 18, ... are not neighbouring in layout

other test groups follow same pattern

so turns out that this is not an issue

255 254 252 253 251	0 0 0	311 312 313 314 315	482 483 484
250 248 246 249 247 245	0 0 0	306 307 308 309 310	478 479 480 481
244 242 240 243 241 239	C Tuber Aller Pr. 1 Tuber Aller Pr. 1	301 302 303 304 305	474 475 476 477
238 236 234 237 235 233		296 297 298 299 300	470 471 472 473
232 230 228 231 229 227		291 292 293 294 295	466 467 468 469
226 224 222 225 223 221	0 0 0	286 287 288 289 290	462 463 464 465
220 218 216 219 217 215			458 459 460 461
214 212 210 213 211 209			454 455 456 457
208 206 204 207 205 203	0		450 451 452 453
202 200 198 201 199 197	O Palate Alart PT P		446 447 448 449
196 194 192 195 193 191			442 443 444 445
190 188 186 189 187 185			438 439 440 441
184 182 180 183 181 179			434 435 436 437
178 176 174 177 175 173			430 431 432 433
172 170 168 171 169 167	~ S	o missing o	426 427 428 429
166 164 162 165 163 161	• ਦ		422 423 424 425
160 158 156 159 157 155)a		418 419 420 421
154 152 150 153 151 149			414 415 416 417
148 146 144 147 145 143	·		410 411 412 413
142 140 138 141 139 137	• <u>.0</u>	S	406 407 408 409
136 134 132 135 133 131	· E	AI	402 403 404 405
130 128 126 129 127 125	• •		398 399 400 401
124 122 120 123 121 119	(e		394 395 396 397
118 116 114 117 115 113	Ds	U	390 391 392 393
112 110 108 111 109 107	× Å		386 387 388 389
106 104 102 105 103 101	° 7°		382 383 384 385
100 98 96 99 97 95	3		378 379 380 381
94 92 90 93 91 89	•		374 375 376 377
88 86 84 87 85 83	Δ		370 371 372 373
82 80 78 81 79 77			366 367 368 369
76 74 72 75 73 71			362 363 364 365
70 68 66 69 67 65	Construction of the second sec		358 359 360 361
64 62 60 63 61 59			354 355 356 357
58 56 54 57 55 53	C Studier Carrier		350 351 352 353
52 50 48 51 49 47	Control of the second s		346 347 348 349
40 44 42 45 45 41			342 343 344 345
40 38 30 39 37 35		201 202 202 204 205	224 225 226 227
28 26 24 27 25 22	Control Contro	276 277 278 279 200	330 331 332 333
23 20 24 27 25 23		271 272 273 274 275	376 377 278 270
16 14 17 15 13 11		266 267 268 269 270	377 373 274 275
10 8 6 9 7 5	0	261 262 263 264 265	318 31 11
4 2 3 1		256 257 258 259 260	315 31 2

channels in test group 1

>

output data

until recently CBC3 spec. document stated:

"The direction of time flow is **top** to **bottom**, i.e. Stub1<0> is output first"

Francois spotted inconsistency between this and CIC spec., where CIC is expecting opposite time flow direction

SLVS<1> SLVS<2> SLVS<3> SLVS<4> SLVS<5> SLVS<6>

\uparrow	S1<0>	S2<0>	S3<0>	B1<0>	B3<0>	R
25 ns	S1<1>	S2<1>	S3<1>	B1<1>	B3<1>	R
	S1<2>	S2<2>	S3<2>	B1<2>	B3<2>	R
	S1<3>	S2<3>	S3<3>	B1<3>	B3<3>	R
	S1<4>	S2<4>	S3<4>	B2<0>	SoF	R
	S1<5>	S2<5>	S3<5>	B2<1>	OR254	R
	S1<6>	S2<6>	S3<6>	B2<2>	Error	R
\downarrow	S1<7>	S2<7>	S3<7>	B2<3>	Sync	R

This has now been fixed in design (fortunately not difficult to do)

CBC3 spec. document has been updated (now version 1.3) to read

"The direction of time flow is **bottom** to **top**, i.e. Stub1<7> is output first"

http://www.hep.ph.ic.ac.uk/~dmray/CBC documentation/CBC3 Technical Spec V1p3.docx

triggered output data



output data frame phase w.r.t. SLVS<5> (& Ck40)



fast control input (serial command interface)



FOR COMPLETENESS NOTHING "NEW" HERE

40 MHz derived from sync pattern in serial command stream

normal command structure cannot be confused with '110' sync. pattern

would never send fast reset at same time as trigger

would never send trigger at same time as test pulse trigger

final '1' ensures test pulse trigger coincident with orbit reset does not produce '110'

schedule



things left to do

- Serial Command Interface: Triplicate Layout, simulate & integrate in top level <- In progress
- Solve ss corner issue with the L1 Data Register In progress, poss. solution being evaluated
- DLL: Balance capacitive loads to lock in all corners, simulate & integrate in top level
- Finish routing signals (clocks)
- **Simulate** extracted netlist of SCI, DLL, reduced pipeline, L1 Data Register, L1 Counter, L1 FIFO, Bend LUT, Stub Data Assembly and SLVS pads all as one
- Simulate extracted netlist of the Bias & I2C block ← In progress
- Add extra I2C register to top of chip.
 In progress
- DRC & LVS Top Level without fill patterns or power routing
- DRC & LVS with power routing
- Add fill patterns
- DRC & LVS with fill patterns
- Stream out to GDS, stream back in & DRC & LVS again
- Review
- Revise
- Submit
- Fix any DRC issues CERN find.



Top Level

20 columns, 43 rows (1 more column than CBC2)

all circuit blocks now present in this picture

512 deep pipeline & O/P buffer (pipeline control logic now at top of chip)



hard reset

length not specified up to now

comes (I think) from LP-GBT parallel bus

any restrictions on length?

DLL needs worst case ~400 nsec

summary

final interface specs presented today

some discrepancies fixed in design and spec document

http://www.hep.ph.ic.ac.uk/~dmray/CBC documentation/CBC3 Technical Spec V1p3.docx

still on track for completion at end of this month

extra







dummy pads on chip (no connection to chip ground)





pads as viewed through chip (i.e. pad pattern on hybrid)

CBC2: 43 rows, 19 cols CBC3: 43 rows, 20 cols

propose to replace these dummy pads (on CBC2) with GND pads on CBC3 connected internally to analogue front end

also propose to insert a column of pads to bring in VDDA close to analog front end

also note different orientation of interchip digital signals



for reference (old block diagram)



front end design changes complete

1/5

1M

<u>0</u>

VPAFB

1p



-oVPLUS

16