# **CBC** matters

CBC2

wafer probing status

CBC3

production status documentation test system ideas hardware & software test plan schedule

systems meeting, 20<sup>th</sup> September, 2016.

## CBC2 wafer probing

last 4 wafers probed

rigorous functionality tests, see:

http://www.hep.ph.ic.ac.uk/~dmray/systems\_talks/2014/wafer\_testing\_Sept\_14.pdf

all I2C registers, channels, pipeline locations s-curves for pedestals and response to test pulse bias current/voltage sweeps, power, .....





### CBC2 wafer probing

# 420 good chips





#### CBC3

final layout picture for reference

20 columns, 43 rows (1 more column than CBC2)

5.25 mm x 11 mm

## **CBC3** production

CBC3 sharing wafer with GBT-SCA chip

1 CBC3 : 6 SCA

SCA is wire-bond chip CBC3 has one wire-bond column

186 CBC3 chips / wafer

fast production on 2 month turnaround

6 wafers (initially) to be delivered un-bumped

1 will be immediately diced 5 to be used for bumping

=> ~850 bumpable chips

if necessary can buy more engineering wafers later (if available) or a full production lot

latest info from Kostas: "7 engineering wafers from the initial lot @ RTAT. GF ships 10/10/16, MOSIS will receive and ship to CERN on 11/10/16"

CBC3

ISCAIISCA

ISCAIISCA



### bump pad size



### **CBC3** documentation

for the less familiar a user manual is required

will certainly appear, but not yet ready

for more expert users (who want to start preparations now)

spec document describes interfaces

http://www.hep.ph.ic.ac.uk/~dmray/CBC documentation/CBC3 Technical Spec V1p3.docx

I2C address list

Lawrence has prepared, Mark (Prydderch) is checking, available soon

pad layout (next slide)

### pad allocations

pads as viewed on hybrid surface (as if looking through chip)

right-most column for wire-bond / wafer probe

7

15 13 8 7

249 247

8 6 9

12 6

16 8 22 GND

VLDO O/P

**VDDA** 

GND

RESET

**SDA** 

SCK

GND

VDDD

VLDO I/P (VDDD)

fuse program pulse

40 MHz Ck test o/p

SLVS<6>

SLVS<5>

SLVS<4>

SLVS<3>

SLVS<2>

SLVS<1>

} SCI

VDDD

} Ck320

**I2C** address

like CBC2 gives access to internal bias currents and voltages

 chip ID can be set by e-fuses (19 bits)
 will be programmed at wafer probe time every chip will have unique ID

> CERN PMOS bandgap reference also trimmed by e-fuses (6 bits)

for detailed picture, prepared by Lawrence Jones, showing all pads labelled, download:

http://www.hep.ph.ic.ac.uk/~dmray/pictures/CBC3 PADS Footprint1.png

note: downloadable picture shows pads as should be laid out on hybrid surface (flipped version of pads on chip)



(there will also be a VME DAQ system for early tests, wafer probe, detailed behaviour diagnosis - like for CBC2) 9



for SLVS -> LVDS just use one DS90LV001 (0 and 3.3V supplies) CM acceptance range of LV001 can cope with SLVS levels

## 40 MHz test mode

if necessary (e.g. for wafer probing) can run chip at 40 MHz



#### 40 MHz test mode



(have to - it will not capture)

## CBC3 initial test system development: control & DAQ Kirika Uchida



#### green = done red = in progress

#### **CBC3 control**

generates 320 MHz clock encodes control signals on fast control line (fast reset, test pulse trig., L1A, orbit reset) implements I2C interface

#### **CBC3** emulation

simple emulation for DAQ development (extend to more accurate emulation in future)

responds to fast control signals for example

test pulse trigger produces stubs L1A produces data frame (data patterns can be configurable)

#### **CBC3 DAQ**

data timing tuning capture data, stub & data matching

## CBC3 initial test system development: control & DAQ Kirika Uchida



## software - for ionizing and SEU tests (assume UK responsibility)



based on CBC2 middle-ware

control and DAQ procedures PSU current monitoring AMUX O/P monitoring processes need to be synchronized (e.g. monitor PSU current and/or AMUX O/P while sweeping I2C parameter) data-logging (time-stamping) required for ionizing tests

CBC3 test plan o	utlir	Ie (w	vill evc	olve)		2016	2017	7				
	July	Aug	Sep	Oct	Nov	Dec	Jan	Feb	Mar	Apr	May	Jun
CBC3 submitted			 :			 :	n	ote: th	is has (	chang	ed a bit	since
6 wafers out of fab, send 1 for dicing							previous showing in July tracker week					
7 wire 7?	ble chi	ips in ł	nand	1	:	-	<ul> <li>plan here based on 6 wafers all included in first delivery</li> </ul>					
			V	vire-bo	nd chi	p carrie	ər		1	: [ :	İ	
			   	i + IN1		WE DAO would hope to be					e to be	readv
	·		can start to develop to undertak						ke SEl	Jand		
	SEU				& ionizing test,					onizing tests during		
			u	ising F	C7 bas		ĮQ			1 <sup>si</sup> na	lf 2017	?
				(need	suitab		)					
send (some) v	vafers	for bui	mping		← 0	hoice	of ven	dor?		; ,		
	bum	ped wa	afers ir	n hand								
probe-test	bumpe	ed wafe	er, sen	d for d	icing				:	:		
bump-bondable chips in hand	, send	to hyb	rid co.	for bu	mp-bo	nding		← 0	hoice	of vend	dor?	
	CBC	3 chip	s on 20	CBC3	hybride	s unde	r test			:		
		1			1 <sup>st</sup> 2Cl	3C3 m	ini-mo	dule?				
							I ↑	1	1			
						2CBC	3 hyb	rid	suitab	le sens	sors for	2CBC3?
					2CBC	3 hybrid interface card						
				·	FC7	based	d 2CBC3 DAQ				- <b>-</b>	
	: 	:	:   :	:   	(n	eed si	litable	FMC)	:   	:   :		15
			<u>.</u>									

## extra



### CBC2 vs. CBC3



increase in bias FET





Latest Block Diagram





#### 1<sup>st</sup> tests

1<sup>st</sup> diced chips will be wire-bondable

can follow similar test procedures to CBC2

make single chip carrier + interface board

useful for:

developing wafer probe tests ionizing tests SEU tests



need to adapt/develop DAQ hardware/firmware/software to deal with 6 x 320 Mbps data streams